Super-Connecting the Supercomputers: In-Network Computing

January 27, 2020

Supercomputers are the essential tools we need to conduct research, enable scientific discoveries, design new products, and develop self-learning software algorithms. Supercomputing leadership means scientific leadership, which explains the investments made by many governments and research institutes to build faster and more powerful supercomputing platforms.

The heart of a supercomputer is the network that connects the compute elements together, enabling parallel and synchronized computing cycles. Over the past decades, multiple HPC proprietary network technologies have been created, and many of them have disappeared. InfiniBand, an industry standard developed in 1999, continues to show strong presence in the high-performance computing market and to expand its presence in deep learning and cloud infrastructures. Back in 2003, it connected one of the top three supercomputers. According to the November 2019 Top500 list, it connects six of the top ten supercomputers in the world. InfiniBand has been chosen to connect several Exascale programs around the world, one of the world’s most powerful meteorological supercomputers in the European Centre for Medium-Range Weather Forecasts – ECMWF (to be deployed this year), the world-leading supercomputing platforms at Meteo France and Eni, and many more.

Being a standard-based interconnect, InfiniBand enjoys continuous development of new capabilities, better performance, and high scalability, demonstrating 96% network utilization with probably the most advanced adaptive routing capabilities (source “The Design, Deployment, and Evaluation of the CORAL Pre-Exascale Systems”), and delivering leading performance for the most demanding compute-intensive applications.

As mentioned in the previous three articles on “Super-Connecting the Supercomputers,” published in HPCwire [1],[2],[3], InfiniBand technology can be divided into three main pillars: connectivity, network, and communication. The connectivity pillar refers to the elements around the interconnect infrastructure such as topologies. The network pillar refers to the network transport and routing, for example. And the communication pillar refers to co-design elements related to communication frameworks such as MPI, SHMEM/PGAS and more. The first two pillars were discussed in the previous articles, and the third pillar is discussed in this one.

The early focus of InfiniBand technology development was to offload the network functions from the CPU to the network. With the new efforts in the co-design approach, the new generation of smart InfiniBand solutions and technology expand offload capabilities to include the execution of data algorithms within the network. These additional capabilities, referred to as In-Network Computing engines, allow users to run the algorithms as the data is being transferred within the system’s high-performance interconnect, rather than waiting for the data to reach the CPU. In-Network Computing transforms the data center interconnect to become a “distributed CPU” and “distributed memory”, or, in other words, an I/O processing Unit (IPU). The combination of CPUs, GPUs, and IPUs serves as the basis for the next generation of data center and edge computing architectures. The first generation of IPUs is already used in leading HPC and deep learning data centers, has been integrated into multiple MPI and deep learning frameworks, and has demonstrated accelerated performance with a variety of compute and data intensive applications.

HDR 200G InfiniBand technology provides innovative In-Network Computing engines that accelerate and improve applications performance, such as Scalable Hierarchical Aggregation and Reduction Protocol (SHARP), smart hardware based MPI Tag Matching and rendezvous protocol, and more.

Figure 1 showcases the performance advantage of InfiniBand SHARP. MPI AllReduce latency measurements, performed on the InfiniBand Dragonfly+ supercomputer at the University of Toronto, demonstrates seven times higher performance with InfiniBand SHARP (using HPC-X MPI) versus the software MPI (which executes MPI AllReduce on the host CPU).

Figure 1: MPI AllReduce latency comparison between InfiniBand SHARP and host-based MPI, utilizing 1500 nodes and 40 processes per node, for a total of 60,000 MPI ranks

Figure 2 compares MPI AllReduce latency performance between Ethernet RoCE (RDMA), InfiniBand, and InfiniBand with SHARP. InfiniBand technology was designed for high performance and scalability, whereas Ethernet was designed more for Enterprise applications. As demonstrated, even before adding its smart In-Network Computing engines, InfiniBand demonstrates 1.5 times better latency compared to Ethernet RoCE. With SHARP, InfiniBand demonstrates 4 times higher performance compared to Ethernet RoCE.

Figure 2 – MPI AllReduce latency performance comparison between Ethernet RoCE, InfiniBand and InfiniBand with SHARP

Figure 3 showcases the performance advantages of InfiniBand SHARP for deep learning applications – GNMT (neural machine translation) and VAE (variable auto-encoder). The measurements were performed on InfiniBand-connected DGX systems, comparing InfiniBand without SHARP and InfiniBand with SHARP. The performance of InfiniBand SHARP for data reduction operations leads to an increase in the applications performance by nearly 20 percent in both cases.

Figure 3 – Comparing InfiniBand without SHARP and InfiniBand with SHARP on deep learning applications

Figure 4 showcases the performance advantages of another type of In-Network Computing engines –hardware-based MPI Tag Matching. The MVAPICH team of Ohio State University has already demonstrated a 35% improvement in MPI Eager protocol latency. Recently, the team presented yet another advantage of the InfiniBand Tag Matching hardware engine; namely, Tag Matching enabled nearly 100 percent of overlap between compute and communications for MPI Iscatterv operations over 256 nodes, while without InfiniBand Tag Matching the overlap performance was less than 25% at 1MB message size.

Figure 4 – MPI Iscatterv overlap performance with InfiniBand hardware Tag Matching engine

The suite of InfiniBand In-Network Computing engines described in this article is part-and-parcel of the HDR InfiniBand technology and solution, and does not exist in any other network such as Ethernet, or proprietary networks (sometimes referred to as “HPC Ethernet” for marketing purposes). Aside from InfiniBand’s extremely low latency advantage over Ethernet or proprietary networks, and its advanced adaptive routing and congestion control mechanisms, InfiniBand’s In-Network Computing technology, which transforms the InfiniBand network into an IPU, is the main reason for the growing usage of InfiniBand in supercomputing, deep learning and large scale cloud platforms.


References:

[1] https://www.hpcwire.com/2019/06/10/super-connecting-the-supercomputers/

[2] https://www.hpcwire.com/2019/07/15/super-connecting-the-supercomputers-innovations-through-network-topologies/

[3] https://www.hpcwire.com/2019/08/05/super-connecting-the-supercomputers-protect-your-network-investment/

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

Nvidia Appoints Andy Grant as EMEA Director of Supercomputing, Higher Education, and AI

March 22, 2024

Nvidia recently appointed Andy Grant as Director, Supercomputing, Higher Education, and AI for Europe, the Middle East, and Africa (EMEA). With over 25 years of high-performance computing (HPC) experience, Grant brings a Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Houston We Have a Solution: Addressing the HPC and Tech Talent Gap

March 15, 2024

Generations of Houstonian teachers, counselors, and parents have either worked in the aerospace industry or know people who do - the prospect of entering the fi Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire