Marvell Talks up ThunderX3 and Arm Server Roadmap

By John Russell

March 17, 2020

Marvell yesterday released more details about ThunderX3, its next-gen 7nm Arm-based microprocessor, codenamed “Triton,” which it says is now sampling and will be broadly available later in 2020. The new chip will feature up to 96 Arm v8.3+ cores and support 4 threads per core thus delivering up 384 threads per socket. While many details of ThunderX3’s architecture were not disclosed, Marvell says more information will be forthcoming over the next few months. Marvell also took the opportunity to issue a barrage of performance advantage claims over both Intel and AMD CPUs.

The recent rise of Arm CPUs in servers targeting HPC and the cloud is noteworthy. Arm has long been a force in embedded applications, leveraging its low power consumption attributes. Now, advancing chip features, available silicon, an emerging accelerator strategy, and a significantly expanded ecosystem are invigorating Arm’s server aspirations.

Gopal Hegde, Marvell

Marvell, through its acquisition of Cavium (announced 2016, completed 2018) is finally starting to enjoy growing success in servers with the ThunderX CPU line. ThunderX2, for example, is being used in high-profile supercomputing projects at Sandia Laboratory (Astra), Los Alamos National Laboratory, GW4 (the Met Office), and France’s CEA. In the cloud, Microsoft Azure now uses ThunderX2-based clusters for internal purposes and Marvell says it has deals with 20 other hyperscalers.

Of course Marvell isn’t alone. Fujitsu’s A64FX Arm CPU will power Japan’s “Fugaku” supercomputer to be deployed at RIKEN in 2021, and in November Cray (now HPE) announced a collaboration with Fujitsu to bring out A64FX-based systems.

All things considered, the Arm camp –  once thought of as a long shot in mainstream servers let alone high-end HPC – is making steady headway into server markets. In a pre-briefing on the forthcoming ThunderX3 with HPCwire, Gopal Hegde vice president and GM, server processors, Marvell, argued that now that the heavy lifting is done, Marvell’s Arm’s server chip design is inherently better than x86 architecture because it doesn’t need to support legacy architecture or so many diverse device types.

“Intel designed its cores for use in [systems] from laptops and desktops all the way to servers. It’s not optimized for servers. We have no x86 legacy, like 32-bit support and things like that,” said Hegde. “We are able to optimize our code, and our core area is significantly smaller [as a result]. Just to give you an idea, in the previous generation, if you look at ThunderX2, compared to AMD or Skylake, for the same process node technology [we get] roughly 20% to 25% smaller die area. That translates into lower power. When we move to 7nm with ThunderX3, our core compared to AMD Rome’s 7nm is roughly 30% smaller.”

The slides below summarize ThunderX3’s specs, Marvell’s general pitch for ThunderX in advanced computing, and its processor portfolio:

 

It may be useful to briefly describe Marvell. Founded in 1995, FY20 revenue was $2.7 billion. The company has roughly 5000 employees. Its roots are in storage technology, but the product portfolio and markets served have expanded over the years. Marvell now has three main businesses – processors, networking, and storage, and it bills itself as the largest supplier of Arm server chips.

“Cavium was in the processor business for almost 15 years. Marvell has been shipping Armada (low power SoC) for a similar amount of time. So together, we have shipped over hundreds of millions of CPUs over the years. These are multicore CPUs ranging from two cores all the way up to 48 cores are now, even higher (96-core ThunderX3) soon,” said Hegde

“Octeon and Octeon Fusion are products used in wireless 5G infrastructure. We announced design wins with Samsung and Nokia about a week ago. Octeon processors are [also] very widely used in the embedded market and constitute a pretty significant part of the 2.7 billion in revenue that we did last year. Today we exclusively develop Arm-based processor products,” he said.

The server-oriented ThunderX line targets HPC, the cloud, and as Marvell puts it, “Arm native applications at cloud and edge.” Hegde contends that Intel’s struggles with process and resulting low core counts have created an opportunity for making gains in single and multi-threaded performance, while AMD’s multi-die-on-a-chip, or chiplet, approach necessarily introduces latency. ThunderX3, said Hegde, is designed to exploit those.

Given small die area and the lack of legacy x86 overhead, contends Hegde, it is possible to leverage Arm architecture for lower power consumption, lower cost, and added functionality “into the same monolithic die.” This gives ThunderX3, he argues, improved instruction per cycle (IPC) performance, better thermal design power (DTP), and “really good memory latency and memory bandwidth. “If you look at the ThunderXs, from that standpoint, you get the best of both worlds. You don’t have to sacrifice core count like, x86 Intel, and you don’t have to sacrifice memory latency like AMD.”

It’s true ThunderX3 still doesn’t have Arm Scalable Vector Extension (SVE) which Fujitsu’s A64FX has. Hegde said “It is going to be available in a later processor. The challenge is that compilers needed to take advantage of SVP are still under development. So we’re actually pretty happy to be providing systems so that the compiler toolchain can evolve.”

Below are a few workload and performance comparison slides Hegde presented

Until the fairly recently, the state of the Arm ecosystem – tools, supported OSs, adapter cards, etc. – has been a source of concern among would-be Arm users. That does seem to be changing. One prominent example of change is Nvidia’s decision last summer to support Arm as its accelerator strategy emerged and firmed up.

Hegde noted, “When I started in 2014 [with Cavium], we had two partners. Over the last six years, we have built a very broad ecosystem of over 100 partners across commercial, open source, and industry standard partners. A lot of these are driven through contracts and contracts to platforms that are in the ecosystem. Today there are thousands of ThunderX and ThunderX2 platforms in the ecosystem today.

“Not only do we work with several OEMs and ODMs to deliver platforms, but also have full tools and full collaterals. Pretty much all the operating systems are supported on ThunderX today, ranging from, Red Hat, SuSe, Oracle Linux, to Microsoft Windows, VMware, and some of the free community-based operating systems like Centos, FreeBSD, all the way up to middleware. HPC has been a special area of focus for us. And the number of partners in that space has more than doubled over last 12 months, and of course, cloud and now also in the edge computing,” he said.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Energy Exascale Earth System Model Version 2 Promises Twice the Speed

October 18, 2021

The Energy Exascale Earth System Model (E3SM) is an ongoing Department of Energy (DOE) earth system modeling, simulation and prediction project aiming to “assert and maintain an international scientific leadership posi Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Royalty-free stock illustration ID: 1938746143

MosaicML, Led by Naveen Rao, Comes Out of Stealth Aiming to Ease Model Training

October 15, 2021

With more and more enterprises turning to AI for a myriad of tasks, companies quickly find out that training AI models is expensive, difficult and time-consuming. Finding a new approach to deal with those cascading challenges is the aim of a new startup, MosaicML, that just came out of stealth... Read more…

NSF Awards $11M to SDSC, MIT and Univ. of Oregon to Secure the Internet

October 14, 2021

From a security standpoint, the internet is a problem. The infrastructure developed decades ago has cracked, leaked and been patched up innumerable times, leaving vulnerabilities that are difficult to address due to cost Read more…

SC21 Announces Science and Beyond Plenary: the Intersection of Ethics and HPC

October 13, 2021

The Intersection of Ethics and HPC will be the guiding topic of SC21's Science & Beyond plenary, inspired by the event tagline of the same name. The evening event will be moderated by Daniel Reed with panelists Crist Read more…

AWS Solution Channel

Cost optimizing Ansys LS-Dyna on AWS

Organizations migrate their high performance computing (HPC) workloads from on-premises infrastructure to Amazon Web Services (AWS) for advantages such as high availability, elastic capacity, latest processors, storage, and networking technologies; Read more…

Quantum Workforce – NSTC Report Highlights Need for International Talent

October 13, 2021

Attracting and training the needed quantum workforce to fuel the ongoing quantum information sciences (QIS) revolution is a hot topic these days. Last week, the U.S. National Science and Technology Council issued a report – The Role of International Talent in Quantum Information Science... Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Royalty-free stock illustration ID: 1938746143

MosaicML, Led by Naveen Rao, Comes Out of Stealth Aiming to Ease Model Training

October 15, 2021

With more and more enterprises turning to AI for a myriad of tasks, companies quickly find out that training AI models is expensive, difficult and time-consuming. Finding a new approach to deal with those cascading challenges is the aim of a new startup, MosaicML, that just came out of stealth... Read more…

Quantum Workforce – NSTC Report Highlights Need for International Talent

October 13, 2021

Attracting and training the needed quantum workforce to fuel the ongoing quantum information sciences (QIS) revolution is a hot topic these days. Last week, the U.S. National Science and Technology Council issued a report – The Role of International Talent in Quantum Information Science... Read more…

Eni Returns to HPE for ‘HPC4’ Refresh via GreenLake

October 13, 2021

Italian energy company Eni is upgrading its HPC4 system with new gear from HPE that will be installed in Eni’s Green Data Center in Ferrera Erbognone (a provi Read more…

The Blueprint for the National Strategic Computing Reserve

October 12, 2021

Over the last year, the HPC community has been buzzing with the possibility of a National Strategic Computing Reserve (NSCR). An in-utero brainchild of the COVID-19 High-Performance Computing Consortium, an NSCR would serve as a Merchant Marine for urgent computing... Read more…

UCLA Researchers Report Largest Chiplet Design and Early Prototyping

October 12, 2021

What’s the best path forward for large-scale chip/system integration? Good question. Cerebras has set a high bar with its wafer scale engine 2 (WSE-2); it has 2.6 trillion transistors, including 850,000 cores, and was fabricated using TSMC’s 7nm process on a roughly 8” x 8” silicon footprint. Read more…

What’s Next for EuroHPC: an Interview with EuroHPC Exec. Dir. Anders Dam Jensen

October 7, 2021

One year after taking the post as executive director of the EuroHPC JU, Anders Dam Jensen reviews the project's accomplishments and details what's ahead as EuroHPC's operating period has now been extended out to the year 2027. Read more…

University of Bath Unveils Janus, an Azure-Based Cloud HPC Environment

October 6, 2021

The University of Bath is upgrading its HPC infrastructure, which it says “supports a growing and wide range of research activities across the University.” Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer... Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months... Read more…

US Closes in on Exascale: Frontier Installation Is Underway

September 29, 2021

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, held by Zoom this week (Sept. 29-30), it was revealed that the Frontier supercomputer is currently being installed at Oak Ridge National Laboratory in Oak Ridge, Tenn. The staff at the Oak Ridge Leadership... Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

Leading Solution Providers

Contributors

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make i Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire