heFFTe: Scaling FFT for Exascale

By Jack Dongarra and Stanimire Tomov

July 15, 2020

In this contributed feature, Jack Dongarra (Director of the Innovative Computing Laboratory at The University of Tennessee) and Stanimire Tomov (Research Director in the Innovative Computing Laboratory) introduce their work on the heFFTe (Highly Efficient FFT for Exascale) library, which they are developing in preparation for the coming class of exascale supercomputers.

Exascale computing aspires to provide breakthrough solutions addressing today’s most critical challenges in scientific discovery, energy assurance, economic competitiveness, and national security. This has been the main target of the US Department of Energy (DOE) Exascale Computing Initiative (ECI). Formed in 2016, ECI aims to accelerate research, development, acquisition, and deployment projects to deliver exacale-computing capability to the DOE labs by the early to mid 2020s. ECI’s main component, the Exascale Computing Project (ECP), was launched to bring together research, development, and deployment activities as part of a capable exascale computing ecosystem to ensure an enduring exascale computing capability for the nation.

Exascale computing aims to meet the increasing demands from large scientific applications. Software targeting exascale is typically designed for heterogeneous architectures; henceforth, it is not only important to develop well-designed software, but also make it aware of the hardware architecture and efficiently exploit its power. Currently, several ECP applications rely on efficient computation of the Fast Fourier Transform (FFT); thus, one of the ECP-supported software technology efforts is the design and implementation of a Highly Efficient FFT for Exascale (heFFTe) library that targets the upcoming exascale supercomputers.

FFT LIBRARIES

Considered one of the top 10 algorithms of the 20th century, the FFT is widely used by applications in science and engineering. This includes applications and diverse numerical software ranging from molecular dynamics to spectrum estimation, fast convolution and correlation, signal modulation, wireless multimedia applications, and machine learning. For all these applications, it is critical to have access to a heterogeneous, fast and scalable parallel FFT library, with an implementation that can take advantage of novel hardware components, and efficiently exploit their benefits.

Highly efficient implementations to compute FFT on a single node have been developed for a long time. One of the most widely used libraries is FFTW, which has been tuned to optimally perform in several architectures. Vendor libraries for this purpose have also been highly optimized; such is the case of MKL (Intel), ESSL (IBM), CUFFT (NVIDIA) and clFFT (AMD). Novel libraries are also being developed to further optimize single node FFT computation, e.g., FFTX. Most of the previous libraries have been extended to distributed-memory versions, some by the original developers, and others by different authors.

However, the current state-of-the-art FFT libraries are not scalable on large heterogeneous machines with many nodes or even on one node with multiple high-performance GPUs. Furthermore, these libraries require large FFTs in order to deliver acceptable performance on one GPU. Efforts to simply enhance classical and existing FFT packages with optimization tools and techniques—like autotuning and code generation—have so far not been able to provide the efficient, high-performance FFT library capable of harnessing the power of supercomputers with heterogeneous GPU-accelerated nodes. In particular, ECP applications that require FFT-based solvers might suffer from the lack of fast and scalable 3-D FFT routines for distributed heterogeneous parallel systems, which is the very type of system that will be used in upcoming Exascale machines.

heFFTe METHODOLOGY AND ALGRORITHMIC DESIGN

HeFFTe (pronounced “hefty”), provides very good (linear) scalability for large node count. It is open-source and consists of C++ and CUDA kernels with (CUDA-aware) MPI and OpenMP interface for communication. It has a user-friendly interface and does not require any commercial compiler. Wrappers to interface with C, Fortran and Python are available. Its main objective is to become the standard for large FFT computations on the upcoming exascale systems. Fig. 1 shows how heFFTe is positioned on the ECP software stack, and some of its target exascale applications (gray boxes).

Fig. 1. heFFTe in ECP software stack.

Multidimensional FFTs can be performed by a sequence of low-dimensional FFTs. Typical approaches used by parallel libraries are the “pencil” and “slab” decompositions. Fig. 2 illustrates the pencil decomposition approach, which computes 3D FFTs by means of three batched 1D FFTs. The original domain is given on the left, spread on a 4x3x3 processor grid. Next is a communication step that redistributes the domain into 1D vectors (pencils) spreading entirely through one of the (3D) directions. Then, in parallel, each processor performs 1D FFTs on the pencils that it holds, followed by communication to form pencils in the next direction, 1D FFTs for that direction, repeat the same for the last direction, followed by final domain redistribution to the original domain.  On the other hand, slab decomposition relies on computing sets of 2D and 1D FFTs.

Fig. 2. Schematic view of a 3D FFT with pencil decomposition using 4x3x3 processor grid.

Communications at Exascale

The current bottleneck for many applications is communication costs. On the Summit pre-exascale supercomputer at ORNL for example, a computational node can perform about 13,440 double precision floating-point (FP64) operations for the time it can receive (or send) a single FP64 value. Thus, if an algorithm does not perform about 13,440 operations per value sent (or received), the node will idle, waiting for data. The FFT does not provide this high value of data reuse. In fact, for a vector of size N, the number of FFT floating point operations is only O(N log2N), making FFTs memory-bound operations. A typical profile is shown on Figure 3, Right, where the MPI communications take more than 97% of the total time. A corresponding run on multi-core CPUs is given on Figure 3, Left. The local FFT operations are memory bound and take about 50% of the time. The other 50% are in MPI communications. heFFTe accelerates the local operations 43× using GPUs. However, MPI communications remained about the same, using CUDA-Aware MPI doing GPUDirect communication.

Fig. 3. Profile of a 3D FFT of size 10243 on 4 CPU Summit nodes – using 128 MPI processes, 32 MPIs per node, 16 MPIs per socket (Left) and 4 GPU Summit nodes – using 24 MPI processes, 6 MPIs per node, 3 MPI per socket, 1 GPU per MPI (Right).

Scalable Performance 

Fig. 4 illustrates the strong (Left) and weak (Right) scalability of heFFTe, also compared to the FFTE library. HeFFTe overcomes FFTE in performance by a factor of two and has better scalability. Scalability is very important for large-scale systems. In the strong scaling, the same problem is solved on increasing number of nodes, and the time to solution is ideally supposed to go down, proportional to the compute resources used. In weak scaling, both problem sizes and compute resources are proportionally increased, so ideally the time to solution will be a flat line, e.g., as achieved by heFFTe on Fig. 4, Right.

Fig. 4. Strong scalability for a 10243 FFT (left), and weak scalability comparison (right) on Summit pre-exascale supercomputer.

Read the full paper, published in Computational Science – ICCS 2020, to learn more about heFFTe, its performance on current supercomputers and use in ECP applications.

 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLCommons Launches New AI Safety Benchmark Initiative

April 16, 2024

MLCommons, organizer of the popular MLPerf benchmarking exercises (training and inference), is starting a new effort to benchmark AI Safety, one of the most pressing needs and hurdles to widespread AI adoption. The sudde Read more…

Quantinuum Reports 99.9% 2-Qubit Gate Fidelity, Caps Eventful 2 Months

April 16, 2024

March and April have been good months for Quantinuum, which today released a blog announcing the ion trap quantum computer specialist has achieved a 99.9% (three nines) two-qubit gate fidelity on its H1 system. The lates Read more…

Mystery Solved: Intel’s Former HPC Chief Now Running Software Engineering Group 

April 15, 2024

Last year, Jeff McVeigh, Intel's readily available leader of the high-performance computing group, suddenly went silent, with no interviews granted or appearances at press conferences.  It led to questions -- what's Read more…

Exciting Updates From Stanford HAI’s Seventh Annual AI Index Report

April 15, 2024

As the AI revolution marches on, it is vital to continually reassess how this technology is reshaping our world. To that end, researchers at Stanford’s Institute for Human-Centered AI (HAI) put out a yearly report to t Read more…

Crossing the Quantum Threshold: The Path to 10,000 Qubits

April 15, 2024

Editor’s Note: Why do qubit count and quality matter? What’s the difference between physical qubits and logical qubits? Quantum computer vendors toss these terms and numbers around as indicators of the strengths of t Read more…

Intel’s Vision Advantage: Chips Are Available Off-the-Shelf

April 11, 2024

The chip market is facing a crisis: chip development is now concentrated in the hands of the few. A confluence of events this week reminded us how few chips are available off the shelf, a concern raised at many recent Read more…

MLCommons Launches New AI Safety Benchmark Initiative

April 16, 2024

MLCommons, organizer of the popular MLPerf benchmarking exercises (training and inference), is starting a new effort to benchmark AI Safety, one of the most pre Read more…

Exciting Updates From Stanford HAI’s Seventh Annual AI Index Report

April 15, 2024

As the AI revolution marches on, it is vital to continually reassess how this technology is reshaping our world. To that end, researchers at Stanford’s Instit Read more…

Intel’s Vision Advantage: Chips Are Available Off-the-Shelf

April 11, 2024

The chip market is facing a crisis: chip development is now concentrated in the hands of the few. A confluence of events this week reminded us how few chips Read more…

The VC View: Quantonation’s Deep Dive into Funding Quantum Start-ups

April 11, 2024

Yesterday Quantonation — which promotes itself as a one-of-a-kind venture capital (VC) company specializing in quantum science and deep physics  — announce Read more…

Nvidia’s GTC Is the New Intel IDF

April 9, 2024

After many years, Nvidia's GPU Technology Conference (GTC) was back in person and has become the conference for those who care about semiconductors and AI. I Read more…

Google Announces Homegrown ARM-based CPUs 

April 9, 2024

Google sprang a surprise at the ongoing Google Next Cloud conference by introducing its own ARM-based CPU called Axion, which will be offered to customers in it Read more…

Computational Chemistry Needs To Be Sustainable, Too

April 8, 2024

A diverse group of computational chemists is encouraging the research community to embrace a sustainable software ecosystem. That's the message behind a recent Read more…

Hyperion Research: Eleven HPC Predictions for 2024

April 4, 2024

HPCwire is happy to announce a new series with Hyperion Research  - a fact-based market research firm focusing on the HPC market. In addition to providing mark Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

Leading Solution Providers

Contributors

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Eyes on the Quantum Prize – D-Wave Says its Time is Now

January 30, 2024

Early quantum computing pioneer D-Wave again asserted – that at least for D-Wave – the commercial quantum era has begun. Speaking at its first in-person Ana Read more…

GenAI Having Major Impact on Data Culture, Survey Says

February 21, 2024

While 2023 was the year of GenAI, the adoption rates for GenAI did not match expectations. Most organizations are continuing to invest in GenAI but are yet to Read more…

Intel’s Xeon General Manager Talks about Server Chips 

January 2, 2024

Intel is talking data-center growth and is done digging graves for its dead enterprise products, including GPUs, storage, and networking products, which fell to Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire