DDR5 Memory Spec Doubles Data Rate, Quadruples Density

By Tiffany Trader

July 16, 2020

Standards group JEDEC announced the publication of the DDR5 SDRAM spec, the next-generation standard for random access memory (RAM). Compared to DDR4, the DDR5 spec delivers twice the performance and improved power efficiency, addressing ever-growing demand from datacenter and cloud environments, as well as artificial intelligence and HPC applications.

Providing up to 6.4 Gbps, DDR5 doubles the bandwidth of its predecessor, DDR4, which tops out at 3.2 Gpbs. At launch, DDR5 modules will reach 4.8 Gbps, providing a 50 percent improvement versus the previous generation. Density goes up four-fold with maximum density increasing from 16 Gigabits per die to 64 Gigabits per die in the new spec. JEDEC representatives indicated there will be both 8 Gigabit and 16 Gigabit DDR5 products at launch.

DDR5 boosts signaling rates to 6,400 MT/s, but Desi Rhoden, chairman, JEDEC JC-42 memory committee, and executive vice president of Montage Technology, says there are discussions about going beyond that. “I think you can expect that you might see something above that as well — and much improved channel utilization,” he said in a press briefing held earlier this week.

DDR DRAM Generational Evolution (Source: JEDEC)

A new feature, Decision Feedback Equalization, was added to improve IO speed scalability. “It enables us to build really high frequency interfaces,” said Rhoden. “We didn’t need this before because we were at performances that did not demand it, but now we have to use equalization to get to the high speed IO. And this is the first time we’ve ever had it in the DRAM itself. We’ve had it in support logic before but the first time in the DRAM itself.”

A fine grain refresh feature, all bank refresh, improves 16 Gigabit device latency. Same bank refresh offers the ability to refresh in one part of the die while other parts are in use, providing higher utilization.

Additional features/specs include:

• On-die ECC and other scaling features enable manufacturing on advanced process nodes.
• Improved power efficiency enabled by Vdd going from 1.2V to 1.1V as compared to DDR4.
• Use of the MIPI Alliance I3C Basic specification for system management bus.
• At the module level, voltage regulator on DIMM design enables pay as you go scalability, better voltage tolerance for improved DRAM yields and the potential to further reduce power consumption.
• The DIMM has two 40-bit (32 data bits plus eight ECC bits) independent sub-channels on the same module for efficiency and improved reliability.

The DDR5 spec also increases stacking capability, doubling the height from the previous generation. “The DDR4 spec defines up to an 8-high stack, and for most of the industry the maximum stack height was 4-high. For DDR5, we have defined up to a 16-high stack, and expect up to 8-high stack products,” said Johnny Kim, chairman, JEDEC JC-42.3C subcommittee and staff engineer, memory product planning and enabling at Samsung.

With a DDR5 DIMM supporting 40 placements of DRAM, an 8-high stack at 64 gigabits per die brings the upper capacity to 2 terabytes.

Devices are sampling now and CPUs are available to work with them, JEDEC said. Historically, it’s taken about 18 months to transition from one generation to the next and the JEDEC representatives expect that trend to hold with the server market leading. “The server datacenter market led for the transition to DDR4 back in 2014, and the datacenter market has grown substantially since that time. So we think that that’ll [even more so] be the snowplow for DDR5 adoption,” said Paul Fahey, JEDEC board of directors and vice president DRAM technology at SK hynix.

The previous two DDR generations have come at about a seven-year cadence, and this longevity, along with the demands of the data age, set a high bar for the DDR5 spec and roadmap. “These generations always live longer than initially anticipate them to live,” said Rhoden. “DDR5, because it does have so much capability built into it, has the potential to live quite a long life.”

“We added a lot into the spec to give it that longevity,” noted Frank Ross, JEDEC board of directors and senior member of technical staff, lead architect, Micron. “Whether we use all of those features and all of the capacities and so forth is yet to be seen. But we’ve seen each subsequent DRAM generation last longer than previous one as new applications come around. We’ve improved DRAM reliability quite a bit over the years. You have applications that will continue to use DDR3 and DDR4 for a long time, and I imagine DDR5 will be the same.”

Going forward though, the expectation is that all new designs will be focused on the newest standard. “To take advantage of the kinds of things that DDR5 offers, I think people will be wanting to design in it and as quickly as possible,” said Ross.

“We’ve got probably the best standard we’ve ever produced,” Ross added. “I think the industry is going to be very impressed. And everyone has to remember, DDR5 is a system level solution. So we’re producing a component spec at the same time we’re producing a module spec, as well as support components. So there’s just a tremendous amount of work that goes into the spec and in the end, we have an extremely high quality document.”

Over 150 companies were involved in the creation of this spec. Micron, Samsung, SK hynix, Synopsys, Intel and AMD are among the companies expressing their support and engagement.

Micron Technology, which announced DDR5 RDIMM samples in January (2020), is now launching an enablement program to provide early access to technical resources, products and ecosystem partners. The program will aid in the design, development and qualification of next-generation computing platforms that use DDR5, said Mircon.

SK Hynix has been working on DDR5 samples since 2018, and expects to start mass manufacturing by the end of this year.

Synopsys introduced the industry’s first JEDEC DDR5 compliant Verification IP (VIP) for DDR5 DRAM/DIMM to enable the design and verification of next-generation memory devices.

The DDR5 SDRAM (JESD79-5) spec document is available for download from the JEDEC website.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Intel Speeds NAMD by 1.8x: Saves Xeon Processor Users Millions of Compute Hours

August 12, 2020

Potentially saving datacenters millions of CPU node hours, Intel and the University of Illinois at Urbana–Champaign (UIUC) have collaborated to develop AVX-512 optimizations for the NAMD scalable molecular dynamics cod Read more…

By Rob Farber

Intel’s Optane/DAOS Solution Tops Latest IO500

August 11, 2020

Intel’s persistent memory technology, Optane, and its DAOS (Distributed Asynchronous Object Storage) stack continue to impress and gain market traction. Yesterday, Intel reported an Optane and DAOS-based system finishe Read more…

By John Russell

Summit Now Offers Virtual Tours

August 10, 2020

Summit, the second most powerful publicly ranked supercomputer in the world, now has a virtual tour. The tour, implemented by 3D platform Matterport, allows users to virtually “walk” around the massive supercomputer Read more…

By Oliver Peckham

Supercomputer Simulations Examine Changes in Chesapeake Bay

August 8, 2020

The Chesapeake Bay, the largest estuary in the continental United States, weaves its way south from Maryland, collecting waters from West Virginia, Delaware, DC, Pennsylvania and New York along the way. Like many major e Read more…

By Oliver Peckham

Student Success from ‘Scratch’: CHPC’s Proof is in the Pudding

August 7, 2020

Happy Sithole, who directs the South African Centre for High Performance Computing (SA-CHPC), called the 13th annual CHPC National conference to order on December 1, 2019, at the Birchwood Conference Centre in Kempton Pa Read more…

By Elizabeth Leake

AWS Solution Channel

AWS announces the release of AWS ParallelCluster 2.8.0

AWS ParallelCluster is a fully supported and maintained open source cluster management tool that makes it easy for scientists, researchers, and IT administrators to deploy and manage High Performance Computing (HPC) clusters in the AWS cloud. Read more…

Intel® HPC + AI Pavilion

Supercomputing the Pandemic: Scientific Community Tackles COVID-19 from Multiple Perspectives

Since their inception, supercomputers have taken on the biggest, most complex, and most data-intensive computing challenges—from confirming Einstein’s theories about gravitational waves to predicting the impacts of climate change. Read more…

New GE Simulations on Summit to Advance Offshore Wind Power

August 6, 2020

The wind energy sector is a frequent user of high-power simulations, with researchers aiming to optimize wind flows and energy production from the massive turbines. Now, researchers at GE are preparing to undertake a lar Read more…

By Oliver Peckham

Intel Speeds NAMD by 1.8x: Saves Xeon Processor Users Millions of Compute Hours

August 12, 2020

Potentially saving datacenters millions of CPU node hours, Intel and the University of Illinois at Urbana–Champaign (UIUC) have collaborated to develop AVX-51 Read more…

By Rob Farber

Intel’s Optane/DAOS Solution Tops Latest IO500

August 11, 2020

Intel’s persistent memory technology, Optane, and its DAOS (Distributed Asynchronous Object Storage) stack continue to impress and gain market traction. Yeste Read more…

By John Russell

Summit Now Offers Virtual Tours

August 10, 2020

Summit, the second most powerful publicly ranked supercomputer in the world, now has a virtual tour. The tour, implemented by 3D platform Matterport, allows use Read more…

By Oliver Peckham

Research: A Survey of Numerical Methods Utilizing Mixed Precision Arithmetic

August 5, 2020

Within the past years, hardware vendors have started designing low precision special function units in response to the demand of the machine learning community Read more…

By Hartwig Anzt and Jack Dongarra

Implement Photonic Tensor Cores for Machine Learning?

August 5, 2020

Researchers from George Washington University have reported an approach for building photonic tensor cores that leverages phase change photonic memory to implem Read more…

By John Russell

HPE Keeps Cray Brand Promise, Reveals HPE Cray Supercomputing Line

August 4, 2020

The HPC community, ever-affectionate toward Cray and its eponymous founder, can breathe a (virtual) sigh of relief. The Cray brand will live on, encompassing th Read more…

By Tiffany Trader

Machines, Connections, Data, and Especially People: OAC Acting Director Amy Friedlander Charts Office’s Blueprint for Innovation

August 3, 2020

The path to innovation in cyberinfrastructure (CI) will require continued focus on building HPC systems and secure connections between them, in addition to the Read more…

By Ken Chiacchia, Pittsburgh Supercomputing Center/XSEDE

Nvidia Said to Be Close on Arm Deal

August 3, 2020

GPU leader Nvidia Corp. is in talks to buy U.K. chip designer Arm from parent company Softbank, according to several reports over the weekend. If consummated Read more…

By George Leopold

Supercomputer Modeling Tests How COVID-19 Spreads in Grocery Stores

April 8, 2020

In the COVID-19 era, many people are treating simple activities like getting gas or groceries with caution as they try to heed social distancing mandates and protect their own health. Still, significant uncertainty surrounds the relative risk of different activities, and conflicting information is prevalent. A team of Finnish researchers set out to address some of these uncertainties by... Read more…

By Oliver Peckham

Supercomputer-Powered Research Uncovers Signs of ‘Bradykinin Storm’ That May Explain COVID-19 Symptoms

July 28, 2020

Doctors and medical researchers have struggled to pinpoint – let alone explain – the deluge of symptoms induced by COVID-19 infections in patients, and what Read more…

By Oliver Peckham

Nvidia Said to Be Close on Arm Deal

August 3, 2020

GPU leader Nvidia Corp. is in talks to buy U.K. chip designer Arm from parent company Softbank, according to several reports over the weekend. If consummated Read more…

By George Leopold

Intel’s 7nm Slip Raises Questions About Ponte Vecchio GPU, Aurora Supercomputer

July 30, 2020

During its second-quarter earnings call, Intel announced a one-year delay of its 7nm process technology, which it says it will create an approximate six-month shift for its CPU product timing relative to prior expectations. The primary issue is a defect mode in the 7nm process that resulted in yield degradation... Read more…

By Tiffany Trader

Supercomputer Simulations Reveal the Fate of the Neanderthals

May 25, 2020

For hundreds of thousands of years, neanderthals roamed the planet, eventually (almost 50,000 years ago) giving way to homo sapiens, which quickly became the do Read more…

By Oliver Peckham

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

By Doug Black

Neocortex Will Be First-of-Its-Kind 800,000-Core AI Supercomputer

June 9, 2020

Pittsburgh Supercomputing Center (PSC - a joint research organization of Carnegie Mellon University and the University of Pittsburgh) has won a $5 million award Read more…

By Tiffany Trader

HPE Keeps Cray Brand Promise, Reveals HPE Cray Supercomputing Line

August 4, 2020

The HPC community, ever-affectionate toward Cray and its eponymous founder, can breathe a (virtual) sigh of relief. The Cray brand will live on, encompassing th Read more…

By Tiffany Trader

Leading Solution Providers

Contributors

Nvidia’s Ampere A100 GPU: Up to 2.5X the HPC, 20X the AI

May 14, 2020

Nvidia's first Ampere-based graphics card, the A100 GPU, packs a whopping 54 billion transistors on 826mm2 of silicon, making it the world's largest seven-nanom Read more…

By Tiffany Trader

Australian Researchers Break All-Time Internet Speed Record

May 26, 2020

If you’ve been stuck at home for the last few months, you’ve probably become more attuned to the quality (or lack thereof) of your internet connection. Even Read more…

By Oliver Peckham

15 Slides on Programming Aurora and Exascale Systems

May 7, 2020

Sometime in 2021, Aurora, the first planned U.S. exascale system, is scheduled to be fired up at Argonne National Laboratory. Cray (now HPE) and Intel are the k Read more…

By John Russell

‘Billion Molecules Against COVID-19’ Challenge to Launch with Massive Supercomputing Support

April 22, 2020

Around the world, supercomputing centers have spun up and opened their doors for COVID-19 research in what may be the most unified supercomputing effort in hist Read more…

By Oliver Peckham

Joliot-Curie Supercomputer Used to Build First Full, High-Fidelity Aircraft Engine Simulation

July 14, 2020

When industrial designers plan the design of a new element of a vehicle’s propulsion or exterior, they typically use fluid dynamics to optimize airflow and in Read more…

By Oliver Peckham

John Martinis Reportedly Leaves Google Quantum Effort

April 21, 2020

John Martinis, who led Google’s quantum computing effort since establishing its quantum hardware group in 2014, has left Google after being moved into an advi Read more…

By John Russell

$100B Plan Submitted for Massive Remake and Expansion of NSF

May 27, 2020

Legislation to reshape, expand - and rename - the National Science Foundation has been submitted in both the U.S. House and Senate. The proposal, which seems to Read more…

By John Russell

Google Cloud Debuts 16-GPU Ampere A100 Instances

July 7, 2020

On the heels of the Nvidia’s Ampere A100 GPU launch in May, Google Cloud is announcing alpha availability of the A100 “Accelerator Optimized” VM A2 instance family on Google Compute Engine. The instances are powered by the HGX A100 16-GPU platform, which combines two HGX A100 8-GPU baseboards using... Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This