Intel Debuts oneAPI Gold and Provides More Details on GPU Roadmap

By John Russell

November 11, 2020

Intel today provided greater detail around its plans to bring a full line of GPUs (Xe) and associated programming environment to market. The biggest news from an HPC perspective was introduction of oneAPI Gold, the first productized version of Intel’s programming platform for the Xe GPU line. On the hardware side, Intel added detail to its plans for offering distinct versions of its GPUs and introduced a video streaming GPU solution. Last month, Intel introduced Iris Max – the first discrete GPU in the Xe line.

The top of the Xe line, Ponte Vecchio, is still under development. It will be used in Aurora, one of the first U.S. exascale supercomputers.

The announcements came during the opening week of SC20 and coincide with Intel’s first oneAPI Summit. This year, SC is a virtual event spanning two weeks with the first week devoted to workshops and tutorials and the second week featuring keynotes, invited talks, panels, and awards announcements. HPCwire will announce the winners of its annual Readers’ and Editors’ Choice Awards next week as well.

For Intel, the plunge back into GPUs seems part of a broader embrace of heterogeneous computing going forward. Given the range of devices, home-grown and acquired, that are now part of the Intel portfolio (CPUs, FPGAs, GPUs, specialized DNN accelerators, etc.) Intel’s emerging ‘XPU’ strategy is to address functionalities across all of these device types. Intel says the need to conquer or at least tame the software Tower of Babel among them is critical. OneAPI, Intel hopes, can evolve to ease the programming and communications challenges across its full portfolio of device architectures.

Raja Koduri, Intel SVP, chief architect, and GM of Intel architecture, graphics, and software, said during a media pre-briefing, “We now live in a time where software is running the world. And we (Intel) are going through a massive culture and mindset change in order to shift to a ‘software first’ approach to hardware architecture and design. Today, you will see the first fruits of our CPU-to-XPU and software-first initiatives in product form. [The] Xe architecture is foundational to our XPU strategy and oneAPI is the essential software foundation to enable 20 million developers productively across our XPU architecture.”

OneAPI is presented by Intel as an open standard. It will be interesting to watch how other vendors respond since oneAPI was developed specifically to make optimum use of Intel’s underlying architecture. That said, many observers in the user community think the idea has merit if oneAPI could make their lives less complicated.

Intel said oneAPI will be available in December including being freely available on Intel’s Developer Cloud for use with Intel hardware including select versions of the Xe.

Jeff McVeigh, Intel VP, datacenter XPU products and solutions, said “We’re bringing the oneAPI product to market through a set of toolkits. The first one is really the most foundational one, we call it the base toolkit. This provides the core libraries and tools to allow you to do cross-architecture development of applications, frameworks and middleware. It provides that compatibility tool to go from CUDA to data, parallel C++ language support, building upon C++ for the data parallel C++ language and compiler, as well as optimized Python. [Also included is] a set of domain libraries covering math, parallel runtimes, artificial intelligence, video processing, that enable developers to quickly get the best performance and cross architecture support. There is also a familiar set of analysis and debug tools that have been enhanced to support multiple architectures.”

“The HPC toolkit, as the name implies, is for high performance computing, and includes the C++ compiler with OpenMP support Fortran compiler, cluster checker, MPI libraries, and other key capabilities necessary for deploying HPC applications at scale. The IoT toolkit really enables developers that are deploying on the edge and in network, the devices necessary for power efficient performance,” said McVeigh.

On the hardware side, Intel provided a brief, less detailed update. Its Iris Max GPU is one of the entry Xe LP (presumably low power) devices. The roadmap includes LP, HPG, HP, and HPC devices and Koduri described their overall targets.

“We’ve always said the first step to our product strategy was Xe LP,” Koduri said. “This is the foundation on which we built the rest of our roadmap. Last month we launched our first discrete GPU in more than two decades – the Intel Iris Xe Max graphics – with Deep Link technology focused on all important mobile creators segment. Xe HPG is for gamers and we are happy to report that the first GPU based on this architecture successfully [working] in our labs.

“Xe HP is our first datacenter scale GPU and is also our first multi-tiled scalable and high performance architecture. We demonstrated this GPU at our [recent] architecture day delivering over 40 teraflops of general purpose, FP32 performance and media streaming capabilities that will enable our customers to disrupt form factors for media racks in datacenters. Ponte Vecchio is our first Xe HPC-based XPU. This is our most ambitious project that combines many advanced technologies across all our six pillars. We have successfully released the first revisions of all chiplet designs to manufacturing and are eagerly awaiting their arrival to power on,” he said Koduri. (Intel’s six pillars: process and packaging; XPU architectures; memory and storage; interconnect; software; security)

Intel also drew attention to the XPU/oneAPI expanding ecosystem (excerpt from Intel literature):

  • Argonne National Laboratory: Researchers at the U.S. Department of Energy’s Argonne National Laboratory are using Intel oneAPI Toolkits to test code performance and functionality using programming models that will be supported on Aurora. Aurora is set to be one of the nation’s first exascale systems and will be used to dramatically advance scientific research and discovery.
  • Codeplay builds oneAPI support: Codeplay Software announced the first release of its Data Parallel C++ (DPC++) compiler for Nvidia GPUs.
  • University of Illinois (UI): The Beckman Institute for Advanced Science and Technology at UI today announced a new oneAPI center of excellence (CoE). They are bringing the oneAPI programming model to life sciences and application NAMD to additional heterogeneous computing environments. NAMD, which simulates large biomolecular systems, is helping to tackle real-world challenges such as COVID 19.
  • Heidelberg University Computing Center (URZ): URZ announced it is establishing a oneAPI CoE focused on bringing oneAPI support to AMD GPUs.
  • Swedish e-Science Research Center (SeRC): Hosted at Stockholm University and the KTH Royal Institute of Technology, the SeRC’s oneAPI academic CoE is using oneAPI’s unified and heterogeneous programming model to accelerate research conducted with GROMACS, a widely used free and open-source application designed for molecular dynamics simulation.

McVeigh cited work at the Zuse Institute, Berlin: “ZIB took their commercial application, EasyWave, a tsunami simulation, utilizing the oneAPI product in particular – the compatibility tool – to port the implementation in CUDA to data parallel C++, and then run that same data parallel C++ code across a variety of architectures including Xeon CPUs XE GPUs, Stratix FPGAs, as well as back on the Nvidia GPU. [In] this example, the university was able to achieve 95 percent of the performance using DP C++ on Nvidia platforms relative to the original CUDA source. This really shows you the value and the capabilities of across architecture solution to provide productivity as well as performance.”

As part of the flurry of announcements Intel also launched “Server GPU” aimed at video streaming generally and Android gaming specifically.

The H3C XG310 PCIe card that integrates four Intel Server GPUs (Credit: Intel Corp.)

“According to the Cisco VNI (Visual Networking Index), video will account for 82 percent of the global IP traffic by 2022. Live video will increase 15-fold from 2017 to 2022 to reach 17 percent of internet video traffic. Over that same time period, gaming traffic is expected to grow nine-fold. In response, new participants are coming to these market segments with companies such as phone manufacturers and OEMs joining along with cloud and communication service providers to vie for consumer attention. In fact, the game development ecosystem is increasingly focused on Android with more than 74 percent of the global mobile market share,” said Lynn Comp, Intel VP, data platforms group and GM, visual infrastructure division.

Intel’s new answer is the Server GPU solution.

“The Intel Server GPU is based on a low power discrete system on chip design, with a 128-bit wide pipeline, and eight gigabytes of dedicated onboard low power DDR4 memory. Four Server GPUs are packaged together in a three-quarter length full-height x 16 PCIe Gen three add-in card, with a target configuration of up to four cards per server,” said Comp.

She ran a demo with the popular video game Arena of Valor. “This is just one example. Typically, the HTC XG 310 card can support more than 100 simultaneous users and a two-card system includes Intel Xeon scalable processors and up to 160 simultaneous users. We have many software and services partners launching our solution, including Tencent games which is introducing their new Android cloud gaming service,” said Comp.

While not especially HPC-oriented it wouldn’t be at all surprising to see these cards put to varied use by inventive users.

Link to Intel announcement: https://newsroom.intel.com/news/intel-xpu-vision-oneapi-server-gpu/#gs.kni86m

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

ARM, Fujitsu Targeting Open-source Software for Power Efficiency in 2-nm Chip

July 19, 2024

Fujitsu and ARM are relying on open-source software to bring power efficiency to an air-cooled supercomputing chip that will ship in 2027. Monaka chip, which will be made using the 2-nanometer process, is based on the Read more…

SCALEing the CUDA Castle

July 18, 2024

In a previous article, HPCwire has reported on a way in which AMD can get across the CUDA moat that protects the Nvidia CUDA castle (at least for PyTorch AI projects.). Other tools have joined the CUDA castle siege. AMD Read more…

Quantum Watchers – Terrific Interview with Caltech’s John Preskill by CERN

July 17, 2024

In case you missed it, there's a fascinating interview with John Preskill, the prominent Caltech physicist and pioneering quantum computing researcher that was recently posted by CERN’s department of experimental physi Read more…

Aurora AI-Driven Atmosphere Model is 5,000x Faster Than Traditional Systems

July 16, 2024

While the onset of human-driven climate change brings with it many horrors, the increase in the frequency and strength of storms poses an enormous threat to communities across the globe. As climate change is warming ocea Read more…

Researchers Say Memory Bandwidth and NVLink Speeds in Hopper Not So Simple

July 15, 2024

Researchers measured the real-world bandwidth of Nvidia's Grace Hopper superchip, with the chip-to-chip interconnect results falling well short of theoretical claims. A paper published on July 10 by researchers in the U. Read more…

Belt-Tightening in Store for Most Federal FY25 Science Budets

July 15, 2024

If it’s summer, it’s federal budgeting time, not to mention an election year as well. There’s an excellent summary of the curent state of FY25 efforts reported in AIP’s policy FYI: Science Policy News. Belt-tight Read more…

SCALEing the CUDA Castle

July 18, 2024

In a previous article, HPCwire has reported on a way in which AMD can get across the CUDA moat that protects the Nvidia CUDA castle (at least for PyTorch AI pro Read more…

Aurora AI-Driven Atmosphere Model is 5,000x Faster Than Traditional Systems

July 16, 2024

While the onset of human-driven climate change brings with it many horrors, the increase in the frequency and strength of storms poses an enormous threat to com Read more…

Shutterstock 1886124835

Researchers Say Memory Bandwidth and NVLink Speeds in Hopper Not So Simple

July 15, 2024

Researchers measured the real-world bandwidth of Nvidia's Grace Hopper superchip, with the chip-to-chip interconnect results falling well short of theoretical c Read more…

Shutterstock 2203611339

NSF Issues Next Solicitation and More Detail on National Quantum Virtual Laboratory

July 10, 2024

After percolating for roughly a year, NSF has issued the next solicitation for the National Quantum Virtual Lab program — this one focused on design and imple Read more…

NCSA’s SEAS Team Keeps APACE of AlphaFold2

July 9, 2024

High-performance computing (HPC) can often be challenging for researchers to use because it requires expertise in working with large datasets, scaling the softw Read more…

Anders Jensen on Europe’s Plan for AI-optimized Supercomputers, Welcoming the UK, and More

July 8, 2024

The recent ISC24 conference in Hamburg showcased LUMI and other leadership-class supercomputers co-funded by the EuroHPC Joint Undertaking (JU), including three Read more…

Generative AI to Account for 1.5% of World’s Power Consumption by 2029

July 8, 2024

Generative AI will take on a larger chunk of the world's power consumption to keep up with the hefty hardware requirements to run applications. "AI chips repres Read more…

US Senators Propose $32 Billion in Annual AI Spending, but Critics Remain Unconvinced

July 5, 2024

Senate leader, Chuck Schumer, and three colleagues want the US government to spend at least $32 billion annually by 2026 for non-defense related AI systems.  T Read more…

Atos Outlines Plans to Get Acquired, and a Path Forward

May 21, 2024

Atos – via its subsidiary Eviden – is the second major supercomputer maker outside of HPE, while others have largely dropped out. The lack of integrators and Atos' financial turmoil have the HPC market worried. If Atos goes under, HPE will be the only major option for building large-scale systems. Read more…

Everyone Except Nvidia Forms Ultra Accelerator Link (UALink) Consortium

May 30, 2024

Consider the GPU. An island of SIMD greatness that makes light work of matrix math. Originally designed to rapidly paint dots on a computer monitor, it was then Read more…

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock_1687123447

Nvidia Economics: Make $5-$7 for Every $1 Spent on GPUs

June 30, 2024

Nvidia is saying that companies could make $5 to $7 for every $1 invested in GPUs over a four-year period. Customers are investing billions in new Nvidia hardwa Read more…

Nvidia Shipped 3.76 Million Data-center GPUs in 2023, According to Study

June 10, 2024

Nvidia had an explosive 2023 in data-center GPU shipments, which totaled roughly 3.76 million units, according to a study conducted by semiconductor analyst fir Read more…

AMD Clears Up Messy GPU Roadmap, Upgrades Chips Annually

June 3, 2024

In the world of AI, there's a desperate search for an alternative to Nvidia's GPUs, and AMD is stepping up to the plate. AMD detailed its updated GPU roadmap, w Read more…

Some Reasons Why Aurora Didn’t Take First Place in the Top500 List

May 15, 2024

The makers of the Aurora supercomputer, which is housed at the Argonne National Laboratory, gave some reasons why the system didn't make the top spot on the Top Read more…

Intel’s Next-gen Falcon Shores Coming Out in Late 2025 

April 30, 2024

It's a long wait for customers hanging on for Intel's next-generation GPU, Falcon Shores, which will be released in late 2025.  "Then we have a rich, a very Read more…

Leading Solution Providers

Contributors

Google Announces Sixth-generation AI Chip, a TPU Called Trillium

May 17, 2024

On Tuesday May 14th, Google announced its sixth-generation TPU (tensor processing unit) called Trillium.  The chip, essentially a TPU v6, is the company's l Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

IonQ Plots Path to Commercial (Quantum) Advantage

July 2, 2024

IonQ, the trapped ion quantum computing specialist, delivered a progress report last week firming up 2024/25 product goals and reviewing its technology roadmap. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

The NASA Black Hole Plunge

May 7, 2024

We have all thought about it. No one has done it, but now, thanks to HPC, we see what it looks like. Hold on to your feet because NASA has released videos of wh Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire