Intel Debuts oneAPI Gold and Provides More Details on GPU Roadmap

By John Russell

November 11, 2020

Intel today provided greater detail around its plans to bring a full line of GPUs (Xe) and associated programming environment to market. The biggest news from an HPC perspective was introduction of oneAPI Gold, the first productized version of Intel’s programming platform for the Xe GPU line. On the hardware side, Intel added detail to its plans for offering distinct versions of its GPUs and introduced a video streaming GPU solution. Last month, Intel introduced Iris Max – the first discrete GPU in the Xe line.

The top of the Xe line, Ponte Vecchio, is still under development. It will be used in Aurora, one of the first U.S. exascale supercomputers.

The announcements came during the opening week of SC20 and coincide with Intel’s first oneAPI Summit. This year, SC is a virtual event spanning two weeks with the first week devoted to workshops and tutorials and the second week featuring keynotes, invited talks, panels, and awards announcements. HPCwire will announce the winners of its annual Readers’ and Editors’ Choice Awards next week as well.

For Intel, the plunge back into GPUs seems part of a broader embrace of heterogeneous computing going forward. Given the range of devices, home-grown and acquired, that are now part of the Intel portfolio (CPUs, FPGAs, GPUs, specialized DNN accelerators, etc.) Intel’s emerging ‘XPU’ strategy is to address functionalities across all of these device types. Intel says the need to conquer or at least tame the software Tower of Babel among them is critical. OneAPI, Intel hopes, can evolve to ease the programming and communications challenges across its full portfolio of device architectures.

Raja Koduri, Intel SVP, chief architect, and GM of Intel architecture, graphics, and software, said during a media pre-briefing, “We now live in a time where software is running the world. And we (Intel) are going through a massive culture and mindset change in order to shift to a ‘software first’ approach to hardware architecture and design. Today, you will see the first fruits of our CPU-to-XPU and software-first initiatives in product form. [The] Xe architecture is foundational to our XPU strategy and oneAPI is the essential software foundation to enable 20 million developers productively across our XPU architecture.”

OneAPI is presented by Intel as an open standard. It will be interesting to watch how other vendors respond since oneAPI was developed specifically to make optimum use of Intel’s underlying architecture. That said, many observers in the user community think the idea has merit if oneAPI could make their lives less complicated.

Intel said oneAPI will be available in December including being freely available on Intel’s Developer Cloud for use with Intel hardware including select versions of the Xe.

Jeff McVeigh, Intel VP, datacenter XPU products and solutions, said “We’re bringing the oneAPI product to market through a set of toolkits. The first one is really the most foundational one, we call it the base toolkit. This provides the core libraries and tools to allow you to do cross-architecture development of applications, frameworks and middleware. It provides that compatibility tool to go from CUDA to data, parallel C++ language support, building upon C++ for the data parallel C++ language and compiler, as well as optimized Python. [Also included is] a set of domain libraries covering math, parallel runtimes, artificial intelligence, video processing, that enable developers to quickly get the best performance and cross architecture support. There is also a familiar set of analysis and debug tools that have been enhanced to support multiple architectures.”

“The HPC toolkit, as the name implies, is for high performance computing, and includes the C++ compiler with OpenMP support Fortran compiler, cluster checker, MPI libraries, and other key capabilities necessary for deploying HPC applications at scale. The IoT toolkit really enables developers that are deploying on the edge and in network, the devices necessary for power efficient performance,” said McVeigh.

On the hardware side, Intel provided a brief, less detailed update. Its Iris Max GPU is one of the entry Xe LP (presumably low power) devices. The roadmap includes LP, HPG, HP, and HPC devices and Koduri described their overall targets.

“We’ve always said the first step to our product strategy was Xe LP,” Koduri said. “This is the foundation on which we built the rest of our roadmap. Last month we launched our first discrete GPU in more than two decades – the Intel Iris Xe Max graphics – with Deep Link technology focused on all important mobile creators segment. Xe HPG is for gamers and we are happy to report that the first GPU based on this architecture successfully [working] in our labs.

“Xe HP is our first datacenter scale GPU and is also our first multi-tiled scalable and high performance architecture. We demonstrated this GPU at our [recent] architecture day delivering over 40 teraflops of general purpose, FP32 performance and media streaming capabilities that will enable our customers to disrupt form factors for media racks in datacenters. Ponte Vecchio is our first Xe HPC-based XPU. This is our most ambitious project that combines many advanced technologies across all our six pillars. We have successfully released the first revisions of all chiplet designs to manufacturing and are eagerly awaiting their arrival to power on,” he said Koduri. (Intel’s six pillars: process and packaging; XPU architectures; memory and storage; interconnect; software; security)

Intel also drew attention to the XPU/oneAPI expanding ecosystem (excerpt from Intel literature):

  • Argonne National Laboratory: Researchers at the U.S. Department of Energy’s Argonne National Laboratory are using Intel oneAPI Toolkits to test code performance and functionality using programming models that will be supported on Aurora. Aurora is set to be one of the nation’s first exascale systems and will be used to dramatically advance scientific research and discovery.
  • Codeplay builds oneAPI support: Codeplay Software announced the first release of its Data Parallel C++ (DPC++) compiler for Nvidia GPUs.
  • University of Illinois (UI): The Beckman Institute for Advanced Science and Technology at UI today announced a new oneAPI center of excellence (CoE). They are bringing the oneAPI programming model to life sciences and application NAMD to additional heterogeneous computing environments. NAMD, which simulates large biomolecular systems, is helping to tackle real-world challenges such as COVID 19.
  • Heidelberg University Computing Center (URZ): URZ announced it is establishing a oneAPI CoE focused on bringing oneAPI support to AMD GPUs.
  • Swedish e-Science Research Center (SeRC): Hosted at Stockholm University and the KTH Royal Institute of Technology, the SeRC’s oneAPI academic CoE is using oneAPI’s unified and heterogeneous programming model to accelerate research conducted with GROMACS, a widely used free and open-source application designed for molecular dynamics simulation.

McVeigh cited work at the Zuse Institute, Berlin: “ZIB took their commercial application, EasyWave, a tsunami simulation, utilizing the oneAPI product in particular – the compatibility tool – to port the implementation in CUDA to data parallel C++, and then run that same data parallel C++ code across a variety of architectures including Xeon CPUs XE GPUs, Stratix FPGAs, as well as back on the Nvidia GPU. [In] this example, the university was able to achieve 95 percent of the performance using DP C++ on Nvidia platforms relative to the original CUDA source. This really shows you the value and the capabilities of across architecture solution to provide productivity as well as performance.”

As part of the flurry of announcements Intel also launched “Server GPU” aimed at video streaming generally and Android gaming specifically.

The H3C XG310 PCIe card that integrates four Intel Server GPUs (Credit: Intel Corp.)

“According to the Cisco VNI (Visual Networking Index), video will account for 82 percent of the global IP traffic by 2022. Live video will increase 15-fold from 2017 to 2022 to reach 17 percent of internet video traffic. Over that same time period, gaming traffic is expected to grow nine-fold. In response, new participants are coming to these market segments with companies such as phone manufacturers and OEMs joining along with cloud and communication service providers to vie for consumer attention. In fact, the game development ecosystem is increasingly focused on Android with more than 74 percent of the global mobile market share,” said Lynn Comp, Intel VP, data platforms group and GM, visual infrastructure division.

Intel’s new answer is the Server GPU solution.

“The Intel Server GPU is based on a low power discrete system on chip design, with a 128-bit wide pipeline, and eight gigabytes of dedicated onboard low power DDR4 memory. Four Server GPUs are packaged together in a three-quarter length full-height x 16 PCIe Gen three add-in card, with a target configuration of up to four cards per server,” said Comp.

She ran a demo with the popular video game Arena of Valor. “This is just one example. Typically, the HTC XG 310 card can support more than 100 simultaneous users and a two-card system includes Intel Xeon scalable processors and up to 160 simultaneous users. We have many software and services partners launching our solution, including Tencent games which is introducing their new Android cloud gaming service,” said Comp.

While not especially HPC-oriented it wouldn’t be at all surprising to see these cards put to varied use by inventive users.

Link to Intel announcement: https://newsroom.intel.com/news/intel-xpu-vision-oneapi-server-gpu/#gs.kni86m

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Energy Exascale Earth System Model Version 2 Promises Twice the Speed

October 18, 2021

The Energy Exascale Earth System Model (E3SM) is an ongoing Department of Energy (DOE) earth system modeling, simulation and prediction project aiming to “assert and maintain an international scientific leadership posi Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Royalty-free stock illustration ID: 1938746143

MosaicML, Led by Naveen Rao, Comes Out of Stealth Aiming to Ease Model Training

October 15, 2021

With more and more enterprises turning to AI for a myriad of tasks, companies quickly find out that training AI models is expensive, difficult and time-consuming. Finding a new approach to deal with those cascading challenges is the aim of a new startup, MosaicML, that just came out of stealth... Read more…

NSF Awards $11M to SDSC, MIT and Univ. of Oregon to Secure the Internet

October 14, 2021

From a security standpoint, the internet is a problem. The infrastructure developed decades ago has cracked, leaked and been patched up innumerable times, leaving vulnerabilities that are difficult to address due to cost Read more…

SC21 Announces Science and Beyond Plenary: the Intersection of Ethics and HPC

October 13, 2021

The Intersection of Ethics and HPC will be the guiding topic of SC21's Science & Beyond plenary, inspired by the event tagline of the same name. The evening event will be moderated by Daniel Reed with panelists Crist Read more…

AWS Solution Channel

Cost optimizing Ansys LS-Dyna on AWS

Organizations migrate their high performance computing (HPC) workloads from on-premises infrastructure to Amazon Web Services (AWS) for advantages such as high availability, elastic capacity, latest processors, storage, and networking technologies; Read more…

Quantum Workforce – NSTC Report Highlights Need for International Talent

October 13, 2021

Attracting and training the needed quantum workforce to fuel the ongoing quantum information sciences (QIS) revolution is a hot topic these days. Last week, the U.S. National Science and Technology Council issued a report – The Role of International Talent in Quantum Information Science... Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Royalty-free stock illustration ID: 1938746143

MosaicML, Led by Naveen Rao, Comes Out of Stealth Aiming to Ease Model Training

October 15, 2021

With more and more enterprises turning to AI for a myriad of tasks, companies quickly find out that training AI models is expensive, difficult and time-consuming. Finding a new approach to deal with those cascading challenges is the aim of a new startup, MosaicML, that just came out of stealth... Read more…

Quantum Workforce – NSTC Report Highlights Need for International Talent

October 13, 2021

Attracting and training the needed quantum workforce to fuel the ongoing quantum information sciences (QIS) revolution is a hot topic these days. Last week, the U.S. National Science and Technology Council issued a report – The Role of International Talent in Quantum Information Science... Read more…

Eni Returns to HPE for ‘HPC4’ Refresh via GreenLake

October 13, 2021

Italian energy company Eni is upgrading its HPC4 system with new gear from HPE that will be installed in Eni’s Green Data Center in Ferrera Erbognone (a provi Read more…

The Blueprint for the National Strategic Computing Reserve

October 12, 2021

Over the last year, the HPC community has been buzzing with the possibility of a National Strategic Computing Reserve (NSCR). An in-utero brainchild of the COVID-19 High-Performance Computing Consortium, an NSCR would serve as a Merchant Marine for urgent computing... Read more…

UCLA Researchers Report Largest Chiplet Design and Early Prototyping

October 12, 2021

What’s the best path forward for large-scale chip/system integration? Good question. Cerebras has set a high bar with its wafer scale engine 2 (WSE-2); it has 2.6 trillion transistors, including 850,000 cores, and was fabricated using TSMC’s 7nm process on a roughly 8” x 8” silicon footprint. Read more…

What’s Next for EuroHPC: an Interview with EuroHPC Exec. Dir. Anders Dam Jensen

October 7, 2021

One year after taking the post as executive director of the EuroHPC JU, Anders Dam Jensen reviews the project's accomplishments and details what's ahead as EuroHPC's operating period has now been extended out to the year 2027. Read more…

University of Bath Unveils Janus, an Azure-Based Cloud HPC Environment

October 6, 2021

The University of Bath is upgrading its HPC infrastructure, which it says “supports a growing and wide range of research activities across the University.” Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer... Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months... Read more…

US Closes in on Exascale: Frontier Installation Is Underway

September 29, 2021

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, held by Zoom this week (Sept. 29-30), it was revealed that the Frontier supercomputer is currently being installed at Oak Ridge National Laboratory in Oak Ridge, Tenn. The staff at the Oak Ridge Leadership... Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

Leading Solution Providers

Contributors

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make i Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire