SYCL 2020 Launches with New Name, New Features, and High Ambition

By John Russell

February 9, 2021

The Khronos Group today formally launched SYCL 2020, the parallel programming framework based on IS0 standard C++ that has been gaining traction in HPC and will, for example, be supported on the forthcoming exascale supercomputer Aurora (ANL) and pre-exascale system Perlmutter (NERSC/LBNL). SYCL 2020 builds on the functionality of SYCL 1.2.1. adding 40-plus new features and introduces a new naming convention based on the year. SYCL 2020 is based on C++17.

Parallel programming and associated tools are hardly new, but the recent rise of heterogeneous computing has spurred development of several parallel programing frameworks targeting not just multicore CPUs but a whole array of diverse accelerators (GPUs, FPGA, etc.) and domains. SYCL was introduced by the Khronos Group (consortium) in 2014 as a high-level programming model for OpenCL which is also based on C++ and targets heterogeneous platforms. OpenCL was introduced in 2009 by Khronos.

Loosely, one can think of SYCL as playing a role similar to OpenMP as an HPC language for C++, but with significant technical differences and distinct strengths, drawbacks, and roots. OpenMP first supported Fortran (1997) and then C/C++ (2000). OpenMP has always had strength in incremental parallelism, specifically in C and Fortran. SYCL’s strength is focused on modern C++ and support parameterization and dynamic composition of algorithms making it suitable to compose directly with C++ template libraries such as TensorFlow.

SYCL is described as:

“[A] royalty-free, cross-platform abstraction layer that builds on the underlying concepts, portability and efficiency of OpenCL that enables code for heterogeneous processors to be written in a “single-source” style using completely standard C++. SYCL enables single source development where C++ template functions can contain both host and device code to construct complex algorithms that use OpenCL acceleration, and then re-use them throughout their source code on different types of data.”

“While originally developed for use with OpenCL and SPIR, it is actually a more general heterogeneous framework able to target other systems. For example, the hipSYCL implementation targets ROCm and CUDA via AMD’s cross-vendor HIP. While the SYCL standard started as the higher-level programming model sub-group of the OpenCL working group, it is a Khronos Group workgroup independent from the OpenCL working group since September 20, 2019.”

Calling SYCL 2020 a significant advance, Michael Wong, Codeplay distinguished engineer, ISO C++ Directions Group and SYCL working group chair, told HPCwire in a briefing, “We’re seeing significant adoption in embedded desktop and HPC markets. We think that it can improve programmability, it will allow smaller code size and have faster performance. It’s based on C++ 17, and is backwards compatible with SYCL 1.121. It should ease porting of standard C++ applications to SYCL and it should enable closer alignment and integration with ISO C++. The other thing, of course, is we now enable multiple different kinds of back-end accelerators.” (Khronos also posted a blog today describing SYCL 2020.)

Here’s snapshot of SYCL’s major new features:

  • Unified Shared Memory (USM) enables code with pointers to work naturally without buffers or accessors.
  • Parallel reductions add a built-in reduction operation to avoid boilerplate code and enable maximum performance on hardware with built-in reduction operation acceleration.
  • Work group and subgroup algorithms enable efficient parallel operations between work items.
  • Class template argument deduction (CTAD) and template deduction guides simplify class template instantiation.
  • Simplified use of Accessors with a built-in reduction operation, reducing boilerplate code and simplifying use of C++ software design patterns.
  • Expanded interoperability for efficient acceleration by diverse backend acceleration APIs.
  • Atomic operations are now closer to standard C++ atomics to enhance parallel programming freedom.

The latest version represents three years of effort, said Wong, who emphasized user input was key in determining new features. For example, the simplified use of accessors with a built-in reduction operator was important, he said, “because our users have asked us to get to a point where hello world no longer looks like it has lots of accessors and buffers. It just looks like plain hello world that you would see in C++.”

Apart from feature growth, it is interesting to look at the SYCL ecosystem. There are many pieces to the parallel programming puzzle. Wong has packed a lot into the next slide.

“This slide shows how SYCL fits within the larger framework of C++ programs, libraries, C++ application codes, and machine learning frameworks. [It also] shows how SCYL can work within those fairly complex applications that do complex machine learning,” said Wong. “There are libraries that involve oneMKL [and] oneDNN – these are just names from oneAPI – and also SYCL BLAS libraries and Eigen libraries. Even though these are used in fairly complex C++ template operations, they can be easily ingested by SYCL,” said Wong.

“The differentiation here is that these libraries would not be easily ingested by OpenMP because OpenMP cannot adapt to C++ template operations as easily. These template libraries, they can be absorbed by the SYCL compiler and separately by the CPU host compiler. The host compiler can be any compiler, could be LLVM, could be GCC, could be visual C++.

“Now the SYCL compiler would take a pass over the code and send a device code to an OpenCL back-end, or now with SYCL 2020, we can send it to other kinds of back-ends such as a PTX back-end for CUDA or OpenMP back-end [or] even a Vulkan back-end. Each of these back-ends can selectively distribute [code] to any number of heterogeneous devices,” he said.

“The real beauty here and the idea with using a C++ based language with SYCL is that it will enable things like kernel fusion, which gives you better performance on complex applications and libraries than hand-coding. SYCL is basically ideal for accelerating large C++ based engines and applications for performance portability.”

Perhaps the most prominent new addition to the SYCL ecosystem is Intel’s oneAPI effort which is built on what Intel calls data parallel C++ or DPC++ and being presented by Intel as an open standard for programing a variety of processor types. It will, for example, be the preferred method for porting code to Intel’s Xe GPU line. (See HPCwire coverage, Intel Debuts oneAPI Gold and Provides More Details on GPU Roadmap)

Wong is a oneAPI fan and has blogged about oneAPI. He told HPCwire, “I’ve been dreaming of something like oneAPI for a long time, basically, something that allows you to program to any device kind, any device workloads, across many different companies. Having said that, if there’s too much of an Intel label attached to it to the point where people aren’t aware that [it’s] for anybody, that’s going to be a challenge.”

Intel is hardly alone. In fact, Wong argues the number of SYCL development efforts is one of the clearest measures of SYCL’s growing traction. Xilinx has an effort as does AMD (with the University of Heidelberg) and its natural to wonder if those efforts could be merged if/when AMD’s acquisition of Xilinx is completed. Wong doesn’t think so. There’s a neoSYCL that is quite new targeting NEC and Intel processors. Wong packed a chart showing SYCL implementations. Take a moment to look at SYCL’s growing family tree and then read Wong’s comments.

“The SYCL implementations in development are now ballooning. Actually, we just put one in just in the last couple of weeks. Traditionally, there has always been Codeplay’s ComputeCpp. That’s the company I work for, which generates codes for any number of CPUs. GPUs have gone through OpenCL and SPIR-V that can work for Intel, AMD, Arm, Mali, IMG PowerVR, and the Renesas R-Car [devices]. But we also have one that goes through PTX to generate code for Nvidia’s GPUs,” said Wong.

“Then the big player that came in was Intel with their oneAPI. Inside oneAPI is a compiler called data parallel C++ (DPC++). They are doing that so they can generate code for Intel CPUs, GPUs, FPGAs, and I think in future for AI processors. They are using a Clang (compiler) implementation [and] so is Coldplay.

“We will also have the triSYCL from Xilinx, which is specifically for Xilinx FPGAs, and the hipSYCL, which has the support for AMD GPUs and Nvidia GPUs and they do it through an OpenMP back end. So implementers were already using different back-ends and OpenCL. So it just makes sense for us to legitimize that in the specification (as is done in SYCL 2020). On the far right is something we just added in the last couple of weeks based on announcement from HPC Asia by called neoSYCL for NEC for the vector engine. So it [also] supports x86 Intel CPUs, and the NEC vector engines. We’re very excited about that. That will be open source soon as they have an implementation. We don’t put things on unless there’s a there’s a confirmed implementation,” he noted.

You get the picture. There is a lot of activity around SYCL at the moment. This is noticeably so at the Department of Energy and in advanced systems generally. Wong argues the need for portable performance and multiple vendor support are driving factors. He contends the science project development path is changing in HPC. Again, he’s packed a lot into a single slide (based on a 2020 SYCLCon keynote by Hal Finkel, the newly promoted computer science program manager for the DOE Office of Advanced Scientific Computing Research in October). Check it out before reading Wong’s description.

“As you are well aware OpenMP has had staying power in HPC for a long time. So why use SYCL here,” said Wong. “HPC workloads persist usually for 20 or more years. But the hardware can change every five years with new exascale or petascale projects from DOE and they often could go to different vendors. They also basically need to serve three pillars of science problems. One is simulation [which] needs a high-performance computing language with solvers and parallel runtimes. [Second] one is data science that needs a high productivity language for big data. The third pillar is learning, training and inference and that needs a high productivity language for machine learning and deep learning,” said Wong.

“These have been supported by the top languages. The idea is that there’s OpenMP that’s mostly for C and Fortran. There’s a mix of CUDA, OpenACC, OpenCL, pthreads (POSIX threads). And now for C++ there’s SYCL, and the National Labs’ frameworks like Kokkos and Raja. Now, the development workflow over time has changed. These days a science project usually starts with choosing an algorithm. Unlike before when once you chose the algorithm you were done, now they’re finding the choice of the algorithm needs feedback – knowledge of the system architecture and the tool chain. These tools need to have control of the data layout, data movement, data locality, data affinity, so they can be optimized for portable performance.

“SYCL and these other C++ frameworks enable these parameterizations and dynamically configure the algorithms through the C++ capabilities like C++ templates, and inlining. The second thing that they do, after they choose the algorithm for the target, is they implement and test the algorithm. The third thing is, of course, is optimizing the algorithm and traditionally this was the only step that needed feedback from the architecture and tool knowledge. Today, it’s no longer the case. The choice of the algorithm also now needs that feedback. Languages like SYCL, Kokkos, and RAJA do that especially well because their template static polymorphism allows them to change the algorithm depending on the type of the parameters,” he explained.

“All these steps enable you to reach high performance portable code, but it needs to be using an open standard that everybody can collaborate in. So they are basically required to reach exascale computing for these four major systems of which two are now using SYCL. Aurora and NERSC’s Perlmutter are both adapting to SYCL and there are other ones and it’s not just SYCL. They will also use OpenMP and CUDA and OpenCL and OpenACC and pthreads. The other two systems coming in 2021, of course, Frontier (ORNL) and El Capitan (LLNL) are both AMD systems and SYCL has demonstrated to work on AMD systems as well. The key is this – parameterization and dynamically composed algorithms, along with compiler optimizations using an open standard programming model, is what we think will enable performance portability. That’s why DOE labs are adapting to it. They know that they need this to reach performance portability,” Wong said.

Wong is realistic but hopeful, “No language is perfect. I’ve been a language designer for the better part of 20 years of my professional life, starting with C++ than open MP, and then at SYCL. Every language is trying to serve a community, balancing between performance, portability and productivity.”

SYCL will need to determine how it balances those goals. Wong said the growing similarity of workflows in science to those in industry, largely driven by AI, should help SYCL expand its footprint further. The European Processor Initiative and RISC-V represent opportunities along with the embedded market such as automotive. “I think SYCL can do more in the embedded space, as well as some of the FPGA space. And that depends on having more of those vendors being on board, and that’s coming.”

It will be interesting to watch SYCL’s growth. SYCL 2020 seems an important step forward technically and from a market position. Its release cycle going forward, said Wong, will closely mirror the C++ cycle with a major release every three years. He said work has already started on SYCL 2023 which will be based on the just released C++ 2020. The three-year lag, he said was a necessary element in making sure all the released code was robust. Moreover, he said safety issue are becoming more important, such as in automotive.

As if to hammer home SYCL’s growing strength, Khronos released an unusually large number of testimonials with SYCL 2020. They are included below. Stay tuned.



“Our users will benefit from features in the SYCL 2020 specification. New features, such as support for unified memory (USM) and reductions, are important capabilities for programming high-performance-computing hardware. In addition, support for C++17 will allow our users to write better C++ code, with both language features (such as deduction guides) and library features (such as std::optional). Other new features (such as softening the requirements on kernel functions and sharing data between host and devices) are an important step for implementing backend support for SYCL in the Kokkos and RAJA performance portability ecosystems.” said Nevin Liber, computer scientist, Argonne National Laboratory’s Leadership Computing Facility

“At Cineca, based on our experience, we confirm the value that SYCL is bringing to the development of high-performance computing in a hybrid environment. In fact, through SYCL, it is possible to build a common and portable environment for the development of computing-intensive applications to be executed on HPC architectures configured with floating point accelerators, which allows industries and scientific communities to use the common availability of development tools, libraries of algorithms, accumulated experience,” said Sanzio Bassini, director of supercomputing, Application Innovation Dept, Cineca. “Cineca is already running the distributed Celerity runtime on top of several SYCL implementations on the new Marconi100 cluster, ranked no. 11 in the Top500, providing users with a unified API for both about 4,000 NVIDIA Volta V100 GPUs and IBM Power9 host processors. SYCL 2020 is a big step towards a much leaner API that unlocks all the potential provided by modern C++ standards for accelerated data-parallel kernels, making the development of large-scale scientific software easier and more sustainable, either for industrial oriented domain applications for industries, either for scientific domain oriented applications.”

Codeplay has been deeply involved in SYCL from its original definition and we are now enabling the standard on a range of systems with our ComputeCpp product. We strongly believe SYCL is the only software standard to link all the high performance processors to a unified programming solution.” said Andrew Richards, founder and CEO, Codeplay Software “Developers will find that SYCL 2020 refines the standard to streamline their development and adds some crucial new enhancements to improve productivity.”

Imagination recognizes the benefit of SYCL across multiple markets. Our software stacks have been designed to improve SYCL performance, enabling a straightforward path to exploit the teraflops of compute performance in our latest IP,” said Mark Butler, Vice President of Software Engineering, Imagination Technologies. “The ability to quickly port workloads from other proprietary APIs is a huge benefit, easing the transition from development on desktop to deployment on embedded systems. SYCL 2020 is a positive step forward for this API, enabling higher levels of performance, which will benefit developers and platform creators.”

“SYCL 2020 final specification brings significant features to the industry that enable C++ developers to more productively build high-performance heterogeneous applications with unified programming across XPU architectures,” said Jeff McVeigh, Intel vice president, Datacenter XPU Products and Solutions. “Several capabilities pioneered in the open source oneAPI C++/DPC++ compiler, such as unified shared memory, group algorithms, and sub-groups, contributed to this community effort. Open, cross-architecture programming is required for accelerated distributed computing; we look forward to continuing our collaboration to address the needs of the developer ecosystem.”

“With thousands of users and a wide range of applications using NERSC’s resources, we must support a wide range of programming models. In addition to directive-based approaches, we see modern C++ language-based approaches to accelerator programming, such as SYCL, as an important component of our programming environment offering for users of Perlmutter,” said Brandon Cook, application performance specialist at NERSC. “Further, this work supports the productivity of scientific application developers and users through performance portability of applications between Aurora and Perlmutter.”

NSITEXE supports the SYCL 2020 technology, which is gaining attention in embedded applications,” said Hideki Sugimoto, CTO, NSITEXE, Inc. “SYCL is very important to increase productivity by hiding complexities from users. We are considering adopting this technology in our next generation of IP platforms.”

“For Renesas, SYCL is a key enabler for automotive ADAS/AD software developers that allows them to easily use the highly-efficient, heterogeneous accelerators of the R-Car SoC Series through the open Khronos standard” said Cyril Cordoba, Director of ADAS Segment Marketing Department, Renesas.

“We are excited about the extensive list of features and improvements released with the new SYCL 2020 specification,” said Thomas Fahringer, head of the Distributed and Parallel Systems Group at the University of Innsbruck. “The API becomes terser and more developer friendly, while also introducing new ways for expert users to exercise fine-grained control over state-of-the-art hardware features. The move to a generalized backend model opens up new possibilities to integrate with existing legacy solutions, which is especially important in scientific research environments. As co-developers of the Celerity project, together with the University of Salerno, we are welcoming these changes and look forward to applying them within distributed-memory research and industry applications, for example as part of the recently launched EuroHPC LIGATE project.”

Xilinx is excited about the progress achieved with SYCL 2020,” said Ralph Wittig, fellow, Xilinx. “This single-source C++ framework unifies host and device code for various kinds of accelerators in the same C++ program. With host-fallback device execution, developers can emulate device code on a CPU, exploring hardware-software co-design for adaptable computing devices. SYCL is now extensible via customizable back-ends, enabling device plug-ins for FPGAs and ACAPs.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Why HPC Storage Matters More Now Than Ever: Analyst Q&A

September 17, 2021

With soaring data volumes and insatiable computing driving nearly every facet of economic, social and scientific progress, data storage is seizing the spotlight. Hyperion Research analyst and noted storage expert Mark No Read more…

GigaIO Gets $14.7M in Series B Funding to Expand Its Composable Fabric Technology to Customers

September 16, 2021

Just before the COVID-19 pandemic began in March 2020, GigaIO introduced its Universal Composable Fabric technology, which allows enterprises to bring together any HPC and AI resources and integrate them with networking, Read more…

What’s New in HPC Research: Solar Power, ExaWorks, Optane & More

September 16, 2021

In this regular feature, HPCwire highlights newly published research in the high-performance computing community and related domains. From parallel programming to exascale to quantum computing, the details are here. Read more…

Cerebras Brings Its Wafer-Scale Engine AI System to the Cloud

September 16, 2021

Five months ago, when Cerebras Systems debuted its second-generation wafer-scale silicon system (CS-2), co-founder and CEO Andrew Feldman hinted of the company’s coming cloud plans, and now those plans have come to fruition. Today, Cerebras and Cirrascale Cloud Services are launching... Read more…

AI Hardware Summit: Panel on Memory Looks Forward

September 15, 2021

What will system memory look like in five years? Good question. While Monday's panel, Designing AI Super-Chips at the Speed of Memory, at the AI Hardware Summit, tackled several topics, the panelists also took a brief glimpse into the future. Unlike compute, storage and networking, which... Read more…

AWS Solution Channel

Supporting Climate Model Simulations to Accelerate Climate Science

The Amazon Sustainability Data Initiative (ASDI), AWS is donating cloud resources, technical support, and access to scalable infrastructure and fast networking providing high performance computing (HPC) solutions to support simulations of near-term climate using the National Center for Atmospheric Research (NCAR) Community Earth System Model Version 2 (CESM2) and its Whole Atmosphere Community Climate Model (WACCM). Read more…

ECMWF Opens Bologna Datacenter in Preparation for Atos Supercomputer

September 14, 2021

In January 2020, the European Centre for Medium-Range Weather Forecasts (ECMWF) – a juggernaut in the weather forecasting scene – signed a four-year, $89-million contract with European tech firm Atos to quintuple its supercomputing capacity. With the deal approaching the two-year mark, ECMWF... Read more…

Why HPC Storage Matters More Now Than Ever: Analyst Q&A

September 17, 2021

With soaring data volumes and insatiable computing driving nearly every facet of economic, social and scientific progress, data storage is seizing the spotlight Read more…

Cerebras Brings Its Wafer-Scale Engine AI System to the Cloud

September 16, 2021

Five months ago, when Cerebras Systems debuted its second-generation wafer-scale silicon system (CS-2), co-founder and CEO Andrew Feldman hinted of the company’s coming cloud plans, and now those plans have come to fruition. Today, Cerebras and Cirrascale Cloud Services are launching... Read more…

AI Hardware Summit: Panel on Memory Looks Forward

September 15, 2021

What will system memory look like in five years? Good question. While Monday's panel, Designing AI Super-Chips at the Speed of Memory, at the AI Hardware Summit, tackled several topics, the panelists also took a brief glimpse into the future. Unlike compute, storage and networking, which... Read more…

ECMWF Opens Bologna Datacenter in Preparation for Atos Supercomputer

September 14, 2021

In January 2020, the European Centre for Medium-Range Weather Forecasts (ECMWF) – a juggernaut in the weather forecasting scene – signed a four-year, $89-million contract with European tech firm Atos to quintuple its supercomputing capacity. With the deal approaching the two-year mark, ECMWF... Read more…

Quantum Computer Market Headed to $830M in 2024

September 13, 2021

What is one to make of the quantum computing market? Energized (lots of funding) but still chaotic and advancing in unpredictable ways (e.g. competing qubit tec Read more…

Amazon, NCAR, SilverLining Team for Unprecedented Cloud Climate Simulations

September 10, 2021

Earth’s climate is, to put it mildly, not in a good place. In the wake of a damning report from the Intergovernmental Panel on Climate Change (IPCC), scientis Read more…

After Roadblocks and Renewals, EuroHPC Targets a Bigger, Quantum Future

September 9, 2021

The EuroHPC Joint Undertaking (JU) was formalized in 2018, beginning a new era of European supercomputing that began to bear fruit this year with the launch of several of the first EuroHPC systems. The undertaking, however, has not been without its speed bumps, and the Union faces an uphill... Read more…

How Argonne Is Preparing for Exascale in 2022

September 8, 2021

Additional details came to light on Argonne National Laboratory’s preparation for the 2022 Aurora exascale-class supercomputer, during the HPC User Forum, held virtually this week on account of pandemic. Exascale Computing Project director Doug Kothe reviewed some of the 'early exascale hardware' at Argonne, Oak Ridge and NERSC (Perlmutter), while Ti Leggett, Deputy Project Director & Deputy Director... Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer called Dojo to process truly vast amounts of video data. It’s a beast! … A truly useful exaflop at de facto FP32.” Read more…

Berkeley Lab Debuts Perlmutter, World’s Fastest AI Supercomputer

May 27, 2021

A ribbon-cutting ceremony held virtually at Berkeley Lab's National Energy Research Scientific Computing Center (NERSC) today marked the official launch of Perlmutter – aka NERSC-9 – the GPU-accelerated supercomputer built by HPE in partnership with Nvidia and AMD. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. “We’ve been scaling our neural network training compute dramatically over the last few years,” said Milan Kovac, Tesla’s director of autopilot engineering. Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months after Red Hat deprecated its support for the widely popular, free CentOS server operating system. The Rocky Linux development effort... Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

Leading Solution Providers


Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from I Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make it seem like it's two nodes behind? For Intel, the response was to change how it refers to its nodes with the aim of better reflecting its positioning within the leadership semiconductor manufacturing space. Intel revealed its new node nomenclature, and... Read more…

  • arrow
  • Click Here for More Headlines
  • arrow