Preparing for the Arrival of Intel’s Discrete High-Performance GPUs

By Hartwig Anzt

March 23, 2021

In this contributed guest post, Hartwig Anzt summarizes his and team’s work porting a sparse linear algebra math library to Intel GPUs, using the DPC++ programming environment. Early benchmarking of sparse linear
algebra functionality on different Intel GPUs is also presented.

Intel’s GPUs will come. There may be discussions about the role Intel’s GPUs will play in the Aurora supercomputer, the second exascale system of the U.S. Exascale Computing Project, but Intel certainly has committed to developing discrete GPUs for high-performance computing. And while any predictions about the performance characteristics and technical realizations are rather speculative, the plans for the software ecosystem are rather mature.

Intel has teamed up with Codeplay, HPE, and other institutions from industry and academia to form a “cross-industry, open, standards-based unified programming model that delivers a common developer experience across accelerator architectures”: oneAPI. This SYCL-based programming model is expected to become the primary vehicle for applications to leverage the computing power of Intel GPUs. With the importance of Intel architectures for the U.S. Exascale Computing Project in mind, we report in a preprint the developer effort necessary to prepare a high-performance math library for Intel GPU architectures and the maturity of the oneAPI ecosystem. The ecosystem contains not only the DPC++ compiler ready to compile code for multicore processors and GPUs, but Intel also developed a number of libraries for mathematical functionality, video processing, analytics and machine learning, deep neural networks, and others (see Figure 1). The goal is to provide high-productivity toolboxes to the application specialists to ease development and performance tuning.

Figure 1: The oneAPI ecosystem. Source: Intel Corporation.

Our report describes that the DPC++ Compatibility Tool (DPCT) provided by Intel is a useful tool to convert CUDA code to DPC++, but primarily designed for moderate-sized libraries with few dependencies that aim at a complete transition to the oneAPI ecosystem. For applications that rely on distinct hardware-specific backends for platform portability, like the Ginkgo library we develop as an ECP product that is part of the E4S software stack, the use of the DPC++ Portability Tool needs both preprocessing and postprocessing of the files to generate a working backend without disabling the support for other architectures.


“[H]aving a working backend is only the entry-level: for high-performance applications, significant optimization efforts are necessary to push the performance to the hardware-specific limits.”


Using customized workarounds, the DPCT can significantly reduce the porting effort. We were able to develop a working DPC++ backend for Ginkgo within two weeks. However, having a working backend is only the entry-level: for high-performance applications, significant optimization efforts are necessary to push the performance to the hardware-specific limits. And it is this phase that reveals that the oneAPI ecosystem is still under development. Some basic functionality like cooperative groups are still missing, and also Intel’s open-source oneMKL math library up to now only incrementally expands to cover the kernel zoo of the exemplary CPU-focused Intel Math kernel Library (MKL). We need some hand-crafted solutions to enable the full functionality. And then? Will the converted CUDA kernels deliver good performance on Intel GPUs? For obvious reasons, it is meaningless to compare the performance the original CUDA kernel achieves on the Nvidia V100 GPU deployed in the Summit supercomputer with a prototype of the Intel GPU planned for the Aurora system. Instead, we do not look at absolute performance, but at performance relative to the architecture-specific limitations. In figure 2, we visualize the performance Ginkgo’s Sparse Matrix Vector (SpMV) kernels achieve relative to the hardware specifications on the Nvidia V100 GPU (left) and Intel’s Gen12LP GPU (right).

Figure 2: Performance of sparse matrix operations relative to the hardware-specific limitations on the Nvidia V100 GPU (left) and the Intel Gen12LP GPU available in the Intel DevCloud (right). The Ginkgo kernels running on the Intel GPUs are the DPCT-converted CUDA kernels without applying additional architecture-specific optimizations, see [1].

In these graphs, we do include the performance of the SpMV kernels available in the vendor libraries to compare not only against the architecture characteristics, but also against a vendor-optimized kernel. The graphs reveal that the performance ratio of the kernels is not unaffected by the code conversion via DPCT and the architecture change. However, even without applying architecture-specific kernel optimizations for the Intel GPUs, the kernels generated by DPCT remain competitive to the vendor functionality and achieve a good fraction of the theoretical peak.

Despite the immaturity of the ecosystem in its early days, it is the community involvement of Intel that makes one believe this effort has a future. Intel does a lot right when carrying out an open communication strategy in the oneAPI effort, reaching out to scientists already early on, welcoming recommendations from the community and fixing bugs at the earliest convenience, allowing for community code contributions in the oneAPI libraries and making them open-source, and providing with the Intel DevCloud a platform where early adopters can already get a feeling of how running code on Intel GPUs feels like.

[1] Yu-Hsiang M. Tsai, Terry Cojean, and Hartwig Anzt: Porting a sparse linear algebra math library to Intel GPUs,  https://arxiv.org/abs/2103.10116

Author Bio – Hartwig Anzt

Hartwig Anzt is a Helmholtz-Young-Investigator Group leader at the Steinbuch Centre for Computing at the Karlsruhe Institute of Technology (KIT) and Research Scientist in Jack Dongarra’s Innovative Computing Lab at the University of Tennessee. He obtained his Ph.D. in Mathematics at the Karlsruhe Institute of Technology in 2012. Hartwig Anzt is part of the U.S. Exascale Computing Project (ECP) where he is leading the cross-laboratory Multiprecision Focus Effort. He also leads the numerical solver effort in the upcoming EuroHPC project MICROCARD. Hartwig Anzt has a long track record of high-quality software development. He is author of the MAGMA-sparse open-source software package managing lead and developer of the Ginkgo numerical linear algebra library.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

IBM Research Scales to 11,400 Cores for EDA

August 5, 2021

For many HPC users, their needs are not evenly distributed throughout a year: some might need few – if any – resources for months, then they might need a very large system for a week. For those kinds of users, large Read more…

Careers in Cybersecurity Featured at PEARC21

August 5, 2021

The PEARC21 (Practice & Experience in Advanced Research Computing) Student Program featured a Cybersecurity Careers Panel. Five experts shared lessons learned from more than 100 years of combined experience. While it Read more…

HPC Career Notes: August 2021 Edition

August 4, 2021

In this monthly feature, we’ll keep you up-to-date on the latest career developments for individuals in the high-performance computing community. Whether it’s a promotion, new company hire, or even an accolade, we’ Read more…

The Promise (and Necessity) of Runtime Systems like Charm++ in Exascale Power Management

August 4, 2021

Big heterogeneous computer systems, especially forthcoming exascale computers, are power hungry and difficult to program effectively. This is, of course, not an unrecognized problem. In a recent blog, Charmworks’ CEO S Read more…

Digging into the Atos-Nimbix Deal: Big US HPC and Global Cloud Aspirations. Look out HPE?

August 2, 2021

Behind Atos’s deal announced last week to acquire HPC-cloud specialist Nimbix are ramped-up plans to penetrate the U.S. HPC market and global expansion of its HPC cloud capabilities. Nimbix will become “an Atos HPC c Read more…

AWS Solution Channel

Pushing pixels, not data with NICE DCV

NICE DCV, our high-performance, low-latency remote-display protocol, was originally created for scientists and engineers who ran large workloads on far-away supercomputers, but needed to visualize data without moving it. Read more…

Berkeley Lab Makes Strides in Autonomous Discovery to Tackle the Data Deluge

August 2, 2021

Data production is outpacing the human capacity to process said data. Whether a giant radio telescope, a new particle accelerator or lidar data from autonomous cars, the sheer scale of the data generated is increasingly Read more…

Careers in Cybersecurity Featured at PEARC21

August 5, 2021

The PEARC21 (Practice & Experience in Advanced Research Computing) Student Program featured a Cybersecurity Careers Panel. Five experts shared lessons learn Read more…

Digging into the Atos-Nimbix Deal: Big US HPC and Global Cloud Aspirations. Look out HPE?

August 2, 2021

Behind Atos’s deal announced last week to acquire HPC-cloud specialist Nimbix are ramped-up plans to penetrate the U.S. HPC market and global expansion of its Read more…

What’s After Exascale? The Internet of Workflows Says HPE’s Nicolas Dubé

July 29, 2021

With the race to exascale computing in its final leg, it’s natural to wonder what the Post Exascale Era will look like. Nicolas Dubé, VP and chief technologist for HPE’s HPC business unit, agrees and shared his vision at Supercomputing Frontiers Europe 2021 held last week. The next big thing, he told the virtual audience at SFE21, is something that will connect HPC and (broadly) all of IT – into what Dubé calls The Internet of Workflows. Read more…

How UK Scientists Developed Transformative, HPC-Powered Coronavirus Sequencing System

July 29, 2021

In November 2020, the COVID-19 Genomics UK Consortium (COG-UK) won the HPCwire Readers’ Choice Award for Best HPC Collaboration for its CLIMB-COVID sequencing project. Launched in March 2020, CLIMB-COVID has now resulted in the sequencing of over 675,000 coronavirus genomes – an increasingly critical task as variants like Delta threaten the tenuous prospect of a return to normalcy in much of the world. Read more…

IBM and University of Tokyo Roll Out Quantum System One in Japan

July 27, 2021

IBM and the University of Tokyo today unveiled an IBM Quantum System One as part of the IBM-Japan quantum program announced in 2019. The system is the second IB Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make it seem like it's two nodes behind? For Intel, the response was to change how it refers to its nodes with the aim of better reflecting its positioning within the leadership semiconductor manufacturing space. Intel revealed its new node nomenclature, and... Read more…

Will Approximation Drive Post-Moore’s Law HPC Gains?

July 26, 2021

“Hardware-based improvements are going to get more and more difficult,” said Neil Thompson, an innovation scholar at MIT’s Computer Science and Artificial Intelligence Lab (CSAIL). “I think that’s something that this crowd will probably, actually, be already familiar with.” Thompson, speaking... Read more…

With New Owner and New Roadmap, an Independent Omni-Path Is Staging a Comeback

July 23, 2021

Put on a shelf by Intel in 2019, Omni-Path faced a uncertain future, but under new custodian Cornelis Networks, OmniPath is looking to make a comeback as an independent high-performance interconnect solution. A "significant refresh" – called Omni-Path Express – is coming later this year according to the company. Cornelis Networks formed last September as a spinout of Intel's Omni-Path division. Read more…

AMD Chipmaker TSMC to Use AMD Chips for Chipmaking

May 8, 2021

TSMC has tapped AMD to support its major manufacturing and R&D workloads. AMD will provide its Epyc Rome 7702P CPUs – with 64 cores operating at a base cl Read more…

Berkeley Lab Debuts Perlmutter, World’s Fastest AI Supercomputer

May 27, 2021

A ribbon-cutting ceremony held virtually at Berkeley Lab's National Energy Research Scientific Computing Center (NERSC) today marked the official launch of Perlmutter – aka NERSC-9 – the GPU-accelerated supercomputer built by HPE in partnership with Nvidia and AMD. Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer called Dojo to process truly vast amounts of video data. It’s a beast! … A truly useful exaflop at de facto FP32.” Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months after Red Hat deprecated its support for the widely popular, free CentOS server operating system. The Rocky Linux development effort... Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

Iran Gains HPC Capabilities with Launch of ‘Simorgh’ Supercomputer

May 18, 2021

Iran is said to be developing domestic supercomputing technology to advance the processing of scientific, economic, political and military data, and to strengthen the nation’s position in the age of AI and big data. On Sunday, Iran unveiled the Simorgh supercomputer, which will deliver.... Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Leading Solution Providers

Contributors

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

GTC21: Nvidia Launches cuQuantum; Dips a Toe in Quantum Computing

April 13, 2021

Yesterday Nvidia officially dipped a toe into quantum computing with the launch of cuQuantum SDK, a development platform for simulating quantum circuits on GPU-accelerated systems. As Nvidia CEO Jensen Huang emphasized in his keynote, Nvidia doesn’t plan to build... Read more…

Microsoft to Provide World’s Most Powerful Weather & Climate Supercomputer for UK’s Met Office

April 22, 2021

More than 14 months ago, the UK government announced plans to invest £1.2 billion ($1.56 billion) into weather and climate supercomputing, including procuremen Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

Q&A with Jim Keller, CTO of Tenstorrent, and an HPCwire Person to Watch in 2021

April 22, 2021

As part of our HPCwire Person to Watch series, we are happy to present our interview with Jim Keller, president and chief technology officer of Tenstorrent. One of the top chip architects of our time, Keller has had an impactful career. Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Senate Debate on Bill to Remake NSF – the Endless Frontier Act – Begins

May 18, 2021

The U.S. Senate today opened floor debate on the Endless Frontier Act which seeks to remake and expand the National Science Foundation by creating a technology Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire