Arm Details Neoverse V1, N2 Platforms with New Mesh Interconnect, Advances Partner Ecosystem

By Tiffany Trader

April 27, 2021

Chip designer Arm Holdings is sharing details about its Neoverse V1 and N2 cores, introducing its new CMN-700 interconnect, and showcasing its partners’ plans to take the Arm Neoverse IP to market. The company says its Neoverse portfolio offers performance advantages for the datacenter, cloud and high-performance computing markets, as well as 5G and edge computing.

“As Moore’s law comes to an end, solution providers are seeking specialized processing. Enabling specialized processing has been a focal point since the inception of our Neoverse line of platforms, and we expect these latest additions to accelerate this trend,” stated Chris Bergey, senior vice president and general manager of Arm’s infrastructure line of business, in a company blog post, published today.

The Ministry of Electronics and Information Technology (MeitY) in India announced it will license the Neoverse V1 platform to support a made-in-India exascale project. MeitY joins two other partners who have made public their intentions to build Arm-based exascale-class HPC SoCs: SiPearl in France (part of the European Processor Initiative) and ETRI in South Korea.

Introduced in September, the Arm Neoverse V1 platform (codenamed Zeus) is the last of the Armv8 architecture line and the first Arm core to support Scalable Vector Extension (SVE). V1 is capable of delivering 50 percent more performance for HPC and machine learning workloads (based on IPC – instructions per clock), and offers a 1.8x improvement for a range of vector workloads over N1, according to Arm.

The Arm Neoverse N2 core (codenamed Perseus) is the newest Neoverse platform and the first to implement the Armv9 architecture. Compared to N1, N2 delivers 40 percent more single-threaded performance, according to Arm, along with a 1.3x improvement for high-throughput and hyperscale workloads.

Neoverse N2 introduces enhanced vector instructions, SVE2 – an Armv9 feature that supports vector processing for machine learning and digital signal processing applications. SVE2 builds on the Scalable Vector Extension (SVE) technology that Arm developed with Fujitsu for Riken’s Fugaku supercomputer, widening the range of use cases and also adding programmability and portability benefits, Arm says. 

As explained by Arm, “the SVE design concept enables developers to write and build software once, then run the same binaries on different AArch64 hardware with various SVE vector length implementations. The portability of the binaries means that developers do not have to know the vector length implementation for their system.”

Arm is also announcing the CMN-700 interconnect (CMN stands for Coherent Mesh Network), which the company says is essential to building Neoverse V1 and N2-based SoCs, enabling use cases for multi-chip, memory expansions and accelerators. The follow-on to CMN-600, CMN-700 provides “a step function increase in performance on every vector, from core counts and cache sizes to the number and types of memory and IO devices you can attach,” stated Bergey.

“Through our continued investment in CCIX and CXL, we’re providing more customization options and enabling partner solutions with fast fabric and high core count scalability,” he added.

The CMN-700 can support up to 256 cores per die, pending TDP constraints and reticle limits. “In theory, [256 cores are] possible,” Bergey told reporters in a pre-briefing held last week. “It may make more sense to build multiple chiplets [in some cases], but from a mesh point of view, the support is there.”

MeitY, which promotes advanced technology as the engine for India’s empowerment, revealed its plans to establish exascale computing capability within India using an indigenously designed Arm SoC based on the Arm Neoverse V1 platform.

“The Arm Neoverse V1 platform…combines high-end CPU and vector performance with strong power efficiency, [giving] our SoC and System designers the freedom to optimize CPU, memory and IO capabilities for the unique requirements of exascale computing,” said Hemant Darbari, director general, Centre for Development of Advanced Computing (C-DAC).

The MeitY project joins other major national efforts to develop homegrown technologies for the exascale era, including SiPearl in France (part of the European Processor Initiative) and ETRI in South Korea. All three projects are licensing the Neoverse V1 IP, which supports the SVE instructions that helped make the Fugaku supercomputer the fastest in the world.

“In pursuit of advancing ABCA Artificial Intelligence, Big Data, Cloud Computing and IoT ETRI is developing the K-AB21 ‘artificial brain’ CPU based in part on the Arm Neoverse V1 core,” said Dr. Youngsu Kwon, director of the AI processor research department at ETRI. “Chosen for its high performance and low power consumption, the Neoverse V1 will help us achieve our goal of 2.5x performance with 60 percent power reduction over alternative HPC and AI accelerator technologies.”


Community support is building for Neoverse.

Oracle said last year that it plans to adopt Ampere Altra CPUs, which use Neoverse N1 cores, for its Oracle Cloud Infrastructure. The Arm-based 160-core bare metal instances are scheduled to debut in the first half of this year.

Marvell revealed its OCTEON DPU family of networking solutions based on Neoverse N2 will begin sampling by the end of 2021. The company projects a 3x generation-over-generation performance boost.

Tencent and Alibaba Cloud also announced support, with the latter reporting a 50 percent performance improvement for its DragonWell JDK on Neoverse N1.

Nvidia recently announced plans to build an Arm chip, called Grace, based on a future Arm core. Given the timeline – Grace systems are expected to debut in 2023 – the V1, N2 or next-generation “Poseidon” platform are all possible candidates. 

Arm also touted its partnership with AWS and growing traction for the (Neoverse N1-based) Graviton2 instances within the EC2 footprint. Citing research by Liftr Insights, Arm said Graviton2 instances comprise 14 percent of the total number of instance types within EC2.

Arm’s competitive claims showing the relative integer advantage of its Neoverse cores over competitors’ threads (April 2021)

Addison Snell, CEO of Intersect360 Research, sees today’s news as another marker of Arm’s rise in HPC.

“x86 is naturally still dominant, but Arm is getting trial from over 25 percent of HPC users, with penetration highest in the commercial sector, according to our most recent survey,” he said. “It’s noteworthy that HPC and hyperscale are two of the four stated key target markets (along with 5G and edge computing), and Neoverse could therefore be well-situated for HPC in the cloud.”

Snell remarked that he was especially interested in the licensing announcement for the Indian exascale computing project at MeitY. He noted that while India has a poor track record at following through on its supercomputing plans, the announcement nevertheless builds on the continued interest in Arm at scale.

Last month, as part of the Neoverse Armv9 launch announcement, Arm CEO Simon Segars said that v9 based chips are on track to arrive early next year, with partners beginning to sample v9 parts later this year.

Arm Holdings is owned by Japan’s Softbank Group, which has agreed to sell the U.K. chip IP firm to U.S. chipmaker Nvidia for $40 billion. The deal is currently under review by regulatory agencies.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Why HPC Storage Matters More Now Than Ever: Analyst Q&A

September 17, 2021

With soaring data volumes and insatiable computing driving nearly every facet of economic, social and scientific progress, data storage is seizing the spotlight. Hyperion Research analyst and noted storage expert Mark No Read more…

GigaIO Gets $14.7M in Series B Funding to Expand Its Composable Fabric Technology to Customers

September 16, 2021

Just before the COVID-19 pandemic began in March 2020, GigaIO introduced its Universal Composable Fabric technology, which allows enterprises to bring together any HPC and AI resources and integrate them with networking, Read more…

What’s New in HPC Research: Solar Power, ExaWorks, Optane & More

September 16, 2021

In this regular feature, HPCwire highlights newly published research in the high-performance computing community and related domains. From parallel programming to exascale to quantum computing, the details are here. Read more…

Cerebras Brings Its Wafer-Scale Engine AI System to the Cloud

September 16, 2021

Five months ago, when Cerebras Systems debuted its second-generation wafer-scale silicon system (CS-2), co-founder and CEO Andrew Feldman hinted of the company’s coming cloud plans, and now those plans have come to fruition. Today, Cerebras and Cirrascale Cloud Services are launching... Read more…

AI Hardware Summit: Panel on Memory Looks Forward

September 15, 2021

What will system memory look like in five years? Good question. While Monday's panel, Designing AI Super-Chips at the Speed of Memory, at the AI Hardware Summit, tackled several topics, the panelists also took a brief glimpse into the future. Unlike compute, storage and networking, which... Read more…

AWS Solution Channel

Supporting Climate Model Simulations to Accelerate Climate Science

The Amazon Sustainability Data Initiative (ASDI), AWS is donating cloud resources, technical support, and access to scalable infrastructure and fast networking providing high performance computing (HPC) solutions to support simulations of near-term climate using the National Center for Atmospheric Research (NCAR) Community Earth System Model Version 2 (CESM2) and its Whole Atmosphere Community Climate Model (WACCM). Read more…

ECMWF Opens Bologna Datacenter in Preparation for Atos Supercomputer

September 14, 2021

In January 2020, the European Centre for Medium-Range Weather Forecasts (ECMWF) – a juggernaut in the weather forecasting scene – signed a four-year, $89-million contract with European tech firm Atos to quintuple its supercomputing capacity. With the deal approaching the two-year mark, ECMWF... Read more…

Why HPC Storage Matters More Now Than Ever: Analyst Q&A

September 17, 2021

With soaring data volumes and insatiable computing driving nearly every facet of economic, social and scientific progress, data storage is seizing the spotlight Read more…

Cerebras Brings Its Wafer-Scale Engine AI System to the Cloud

September 16, 2021

Five months ago, when Cerebras Systems debuted its second-generation wafer-scale silicon system (CS-2), co-founder and CEO Andrew Feldman hinted of the company’s coming cloud plans, and now those plans have come to fruition. Today, Cerebras and Cirrascale Cloud Services are launching... Read more…

AI Hardware Summit: Panel on Memory Looks Forward

September 15, 2021

What will system memory look like in five years? Good question. While Monday's panel, Designing AI Super-Chips at the Speed of Memory, at the AI Hardware Summit, tackled several topics, the panelists also took a brief glimpse into the future. Unlike compute, storage and networking, which... Read more…

ECMWF Opens Bologna Datacenter in Preparation for Atos Supercomputer

September 14, 2021

In January 2020, the European Centre for Medium-Range Weather Forecasts (ECMWF) – a juggernaut in the weather forecasting scene – signed a four-year, $89-million contract with European tech firm Atos to quintuple its supercomputing capacity. With the deal approaching the two-year mark, ECMWF... Read more…

Quantum Computer Market Headed to $830M in 2024

September 13, 2021

What is one to make of the quantum computing market? Energized (lots of funding) but still chaotic and advancing in unpredictable ways (e.g. competing qubit tec Read more…

Amazon, NCAR, SilverLining Team for Unprecedented Cloud Climate Simulations

September 10, 2021

Earth’s climate is, to put it mildly, not in a good place. In the wake of a damning report from the Intergovernmental Panel on Climate Change (IPCC), scientis Read more…

After Roadblocks and Renewals, EuroHPC Targets a Bigger, Quantum Future

September 9, 2021

The EuroHPC Joint Undertaking (JU) was formalized in 2018, beginning a new era of European supercomputing that began to bear fruit this year with the launch of several of the first EuroHPC systems. The undertaking, however, has not been without its speed bumps, and the Union faces an uphill... Read more…

How Argonne Is Preparing for Exascale in 2022

September 8, 2021

Additional details came to light on Argonne National Laboratory’s preparation for the 2022 Aurora exascale-class supercomputer, during the HPC User Forum, held virtually this week on account of pandemic. Exascale Computing Project director Doug Kothe reviewed some of the 'early exascale hardware' at Argonne, Oak Ridge and NERSC (Perlmutter), while Ti Leggett, Deputy Project Director & Deputy Director... Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer called Dojo to process truly vast amounts of video data. It’s a beast! … A truly useful exaflop at de facto FP32.” Read more…

Berkeley Lab Debuts Perlmutter, World’s Fastest AI Supercomputer

May 27, 2021

A ribbon-cutting ceremony held virtually at Berkeley Lab's National Energy Research Scientific Computing Center (NERSC) today marked the official launch of Perlmutter – aka NERSC-9 – the GPU-accelerated supercomputer built by HPE in partnership with Nvidia and AMD. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. “We’ve been scaling our neural network training compute dramatically over the last few years,” said Milan Kovac, Tesla’s director of autopilot engineering. Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months after Red Hat deprecated its support for the widely popular, free CentOS server operating system. The Rocky Linux development effort... Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

Leading Solution Providers

Contributors

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make it seem like it's two nodes behind? For Intel, the response was to change how it refers to its nodes with the aim of better reflecting its positioning within the leadership semiconductor manufacturing space. Intel revealed its new node nomenclature, and... Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire