Google Launches TPU v4 AI Chips

By Todd R. Weiss

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I/O virtual conference this week, but it may have been the most important and awaited news from the event.

With the new release, the company has boosted the performance of its TPU hardware by more than two times over the previous TPU v3 chips, bringing critical new power and promise to machine learning training speeds on the Google Cloud Platform.

“Our compute infrastructure is how we drive and sustain these [AI and ML] advances and Tensor Processing Units are a big part of that,” said Pichai during the almost two-hour-long keynote on May 18 (Tuesday). “Today I’m excited to announce our next generation, the TPU v4. TPUs are connected together into supercomputers, called pods. A single v4 pod contains 4,096 v4 chips, and each pod has 10x the interconnect bandwidth per chip at scale, compared to any other networking technology.”

Google CEO Sundar Pichai announcing TPU v4 at Google I/O 2021.

The resulting computing power of the new TPUs means that one TPU pod of v4 chips can deliver more than one exaflops of floating point performance, said Pichai. The performance metrics are based on Google’s custom floating point format, called “Brain Floating Point Format,” or bfloat16.

The new TPU v4 infrastructure, which will be available to Google Cloud customers later this year, is the fastest system ever deployed at Google, which Pichai called “a historic milestone.”

Creating an exaflops of computing power previously required a custom-built supercomputer, he said. “But we already have many of these deployed today, and we’ll soon have dozens of TPU v4 pods in our datacenters, many of which will be operating at or near 90 percent carbon-free energy. It’s tremendously exciting to see this pace of innovation.”

Google’s previous version TPU 3.0 was unveiled in 2018.

TPUs are Google’s custom-developed application-specific integrated circuits (ASICs) which are used to accelerate ML workloads. Developers can use Google Cloud TPUs and Google’s TensorFlow open source machine learning software library to run their ML workloads. TensorFlow was developed and first released by Google in 2015.

Google Cloud TPU is designed to help researchers, developers and businesses build TensorFlow compute clusters that can use CPUs, GPUs and TPUs as needed. TensorFlow APIs allow users to run replicated models on Cloud TPU hardware, while TensorFlow applications can access TPU nodes from containers, instances or services on Google Cloud.

Several AI analysts were quick to tout the TPU v4 news and what it will mean for enterprises that are faced with constantly growing ML training demands.

“If you’re trying to train a large AI/ML system, and you are using Google’s TensorFlow specifically, this will be a big deal,” Jack E. Gold, president and principal analyst with J. Gold Associates, told EnterpriseAI. “There is never enough processing power when large models are being trained, with some taking days or weeks to run on current systems available in the cloud, and mostly based on highly parallel GPUs. And this can be very costly in terms of cloud costs and power.”

What Google has done in response with its TPUs is to build chips that are highly optimized for TensorFlow-based modeling to expedite the training of models, especially those that must be updated often or that use large data sets, said Gold.

“So, what Google is doing here with its v4 chip is to dramatically increase the compute horsepower available, and reduce time to model significantly,” said Gold. “They are also enabling much larger models to run in a reasonable amount of time. But equally importantly they are reducing the amount of power per model – since if the models run faster, they use less total power. And that’s also good for their cloud datacenters costs, as well as just sheer capacity to handle more users.”

And by using Google’s own TPUs, this is also a move by the company to continue to substitute its own processors for those of other vendors, he said. “Google wants to stay ahead of the others like AWS and Microsoft, that are also building their own accelerators for their AI cloud-based services.”

Gold also noted that since Google does a lot of its own AI/ML/DL modeling that anything the company can do to enhance its own internal needs with additional capabilities is a big win for them. “It’s not just about supporting external customers – it’s also about their own requirements,” he said.

Charles King, principal analyst with Pund-IT, said that Google’s ability to double the performance of the previous v3 chips while also achieving exascale performance in a single V4 pod are both impressive.

“It’s a notable achievement that demonstrates the company’s technical acumen and its willingness to continue funding chip development,” said King. It’s also important for the company’s customers, he added.

“Absolutely, since these new chips will be powering AI-related workloads and services offered in Google Cloud,” said King. “If Google can deliver superior performance at highly competitive prices, it could diminish the value of competitors’ services.”

Holger Mueller, principal analyst at Constellation Research, said the TPU v4 news was “one of the most exciting announcements of Google I/O … as the company builds out its lead with algorithms on silicon with TPU v4.”

With this development, Google keeps building its lead on AI compute over AWS and Microsoft Azure, Mueller said. “[This is the] first architecture to reach an exaflops – and AI needs it. When you do it Google-style… the faster and cheaper AI will win in business and government, including with the military.”

Another analyst, Karl Freund, founder and principal analyst for machine learning, HPC and AI with Cambrian AI Research, said that early benchmarks are promising for the new TPUs.

“TPU v4 looks like a winner, based on early MLPerf benchmarks,” said Freund. “We await final benchmarks which I expect to see this summer when we get closer to the announcement of availability and pricing later this year. It has been a much longer time coming compared to earlier TPUs but may well be worth the wait.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire