OCI Jumps into Arm with Instances and Aggressive Developer Program

By John Russell

May 25, 2021

Oracle Cloud Infrastructure (OCI) today launched a multi-prong Arm initiative including instances (VM and bare metal) based on Ampere’s Altra microprocessor, and a three-tier Arm developer program seeking, among other things, to woo the huge base of mobile and IoT Arm-based developers to the cloud application space.

The announcements are being made at an Oracle Live (livestream) event which unambiguously promoted Arm: “The cloud was built on x86 processors, but the promise of Arm-based cloud computing—delivering linear scalability and price-performance advantages—is a future too bright to ignore. Oracle is committed to the growth of the Arm ecosystem for cloud computing and ensuring all customers are positioned to realize the benefits.”

Lately the proliferation of processors of all types (CPUs, GPUs, FPGAs, TPUs, specialized AI devices, etc.) has injected fresh energy into the processor landscape and cloud providers have played a key role in mainstreaming many options; AWS’s home-grown Graviton processor, based on Arm, is a good example. Widespread use of AMD’s Epyc x86 line, including by Oracle as far back as 2018, is another example.

The new Arm instances (OCI Ampere A1 Compute) are being offered at a penny per core hour, which Oracle says is the lowest in industry. OCI is offering flexible VM sizing from 1-to-80 OCPUs and 1-to-64 GB of memory per core or as a bare-metal service with 160 cores and 1 TB of memory. “Customers can deploy Arm-optimized applications on containers, bare metal servers, and virtual machines in the Oracle public cloud, or Dedicated Region Cloud@Customer, according to Oracle,” according to the official announcement.

In a pre-briefing with HPCwire, Bev Crair, SVP, OCI Compute, said “Ten years ago, I think the developer ecosystem wasn’t there. The tools weren’t there, [and] it was a little too scary. Now we’re seeing an inflection point in industry, where the number of different architectures that are available, particularly with the advent of the GPU, and the role that the GPU plays in AI and ML are offering. Having a compute infrastructure that can play in that same space from an AI ML perspective – not necessarily competing with the GPU, but doing something different, and additive – is an important part of the set of solutions that we need to make available to our customer base.”

“If you look at what’s happened with developers, the number of developers who are working in Arm now on mobile and developing on Arm in IoT is very large. In some sense, [our Arm initiative] is in part aimed at getting access to that community, right and enabling that community to consider not just a mobile device or a mobile solution or mobile application, but a server-side, cloud-side application solution. It’s also what Ampere is delivering. That system has really predictable performance, on the single-threaded core design that we’re seeing. As you increase the number of cores you’re using, you get linear scalability that we don’t necessarily see across all of our other shapes. And performance characteristics in specific workloads also matter; some of our benchmarking [shows] 30 percent better performance on our A1 shape versus the same workload on any of our other shapes,” said Crair.

OCI touts its new Arm developer program saying it provides “developers with more choice in compute instances and the best price-performance, compared to any other x86 instance on a per core basis.” The three-tier offering includes:

  • Oracle Cloud Free Tier in which developers receive $300 in credits for 30 days.
  • Always Free Arm which provides access to four A1 cores and 24 GB memory for an unlimited time.
  • Arm Accelerator Program, which “provides open-source developers, ISV partners, customers and universities with Arm-based development projects that need more resources beyond what the Oracle Cloud Free Tier provides.” Developers must apply to this program to receive Oracle Cloud credits for a 12-month period.

Crair said, “We’ve created the new offerings not only to ensure that everyone has access to Arm, but also to make it easier for developers to get started on Arm on OCI. We’re building what we’re calling the Arm Accelerator Program, which provides users and developers who have an interest in moving the Arm ecosystem forward with the opportunity to come to us and say, ‘Hey, I’ve got this thing in mind, your free tier stuff doesn’t cut it completely because it’s more limited than I want and I’d like your help to do this for a longer period of time.”

In  preparation, Oracle has assembled a stack and set of tools in effort to attract Arm developers. Here’s a brief description excerpted from the announcement:

“Oracle’s development stack is available on Arm-based A1 instances, including Oracle Linux, Java, MySQL, GraalVM, and the Oracle Container Engine for Kubernetes (OKE) service. To make it easy for developers to get started, Oracle created an Oracle Linux Cloud Developer image which enables customers to install, configure, and launch a development environment that includes OCI client tools, utilities, and common programming languages such as Java, GraalVM, Python, PHP, Node.js, Go and C/C++. The developer image is easily accessible and can be deployed from the OCI console.

“To help customers take advantage of the latest in Arm technology, Oracle is working closely with a wide variety of technology and open source partners, such as GitLab, Jenkins, Rancher, Datadog, OnSpecta, NGINX, and Genymobile. To help grow and enrich the Arm developer ecosystem, Oracle also announced that it is joining the Continuous Delivery Foundation (CDF), an open source, vendor-neutral community for sustaining the fastest growing CI/CD open source projects.”

Oracle is positioning the A1 instances for a variety of uses. Talking about HPC, Crair said, “We actually already have as part of our limited availability, a number of universities who are working HPC workloads on this environment, and doing the necessary work with us on tuning characteristics, to determine the places where this is going to work best.”

Simon McIntosh-Smith, head of the HPC Research Group, Department of Computer Science, University of Bristol is quoted in the announcement, “In our research, we need quick access to the latest computing technologies to help us solve complex scientific problems at breakneck speed. With Oracle Cloud Infrastructure, we have gained early access to the latest Arm-based Ampere A1 Compute to get the superior performance and power efficiencies needed to scale our high-performance computing workloads instantly. In terms of performance per dollar and in terms of cost, it gets even more compelling.”

(Overview: $0.01 per core per hour and $0.0015 per GB of RAM per hour. Ampere’s choice of using a single threaded core, plus sustained 3.0Ghz maximum frequency, results in linear scaling with respect to the cores. Ampere’s Altra processors can run all cores at the maximum frequency. In addition, the cores are completely isolated from the noisy neighbor impact of other workloads running on the same processor. Each core is single threaded by design with its own 64 KB L1 I-cache, 64 KB L1 D-cache and a huge one MB L2 D-cache.)

OCI describes A1 use cases as follows:

  • General Purpose: The OCI Ampere A1 Compute provides “superior price-performance for general purpose workloads, such as web servers, application servers and containers. These shapes offer balanced performance and an optimal price point for cloud-based scale-out workloads, such as NGINX and web applications.”
  • In-memory Caches and Databases: From databases to analytics, “Arm processors deliver predictable performance for databases, such as Redis and MySQL. Memory- heavy workloads and multithreaded applications, such as in-memory databases and key-value stores, experience superior performance.”
  • Mobile Application Development: “Ampere Altra’s high core count (up to 160) is ideal for the density and scale needed for mobile application development and testing. In addition, developing iOS or Android-based applications on the OCI Ampere A1 Compute eliminates the need for an emulator or nested virtualization, leading to superior performance.”
  • Computationally-intensive and Scientific Applications: Arm processors “provide the price-performance benefits that make it a commonly used platform for high- performance, compute-intensive and scientific applications such as AI/ML inferencing, media transcoding, and running HPC stacks like CFD, WRF, OPENFAM, GROMACS, BLAST, BeeGFS, and NAMD.”

Price-performance is clearly a dominant theme in Oracle’s early foray into Arm – not unlike the approach AMD took when reentering the datacenter and cloud server market. Nvidia, of course has also announced an Arm-based CPU (Grace). Crair declined to comment on whether or not Oracle, which was among the first hyperscalers to offer A100 (GPU) instances, planned new instances pairing Nvidia GPUs and Arm CPUs. We’ll see.

IDC was upbeat about the new Oracle offering. “As the Arm ecosystem continues to develop, the breadth of deployments and use cases will only continue to grow with it, enabling further adoption of Arm-based infrastructure. The A1 instance is a great first step for OCI towards bringing that future forward,” said Kuba Stolarski, research director, infrastructure systems, platforms and technologies group, IDC.

Oracle also provided a number of customer/partner testimonials in the official announcement (link below). The new offerings are availability starting today according to Crair.

Link to Oracle release: https://www.prnewswire.com/news-releases/oracle-unlocks-power-of-arm-based-processors-at-one-cent-per-core-hour-expanding-ecosystem-and-speeding-app-development-301298868.html

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

The Case for an Edge-Driven Future for Supercomputing

September 24, 2021

“Exascale only becomes valuable when it’s creating and using data that we care about,” said Pete Beckman, co-director of the Northwestern-Argonne Institute of Science and Engineering (NAISE), at the most recent HPC Read more…

Three Universities Team for NSF-Funded ‘ACES’ Reconfigurable Supercomputer Prototype

September 23, 2021

As Moore’s law slows, HPC developers are increasingly looking for speed gains in specialized code and specialized hardware – but this specialization, in turn, can make testing and deploying code trickier than ever. Now, researchers from Texas A&M University, the University of Illinois at Urbana... Read more…

Qubit Stream: Monte Carlo Advance, Infosys Joins the Fray, D-Wave Meeting Plans, and More

September 23, 2021

It seems the stream of quantum computing reports never ceases. This week – IonQ and Goldman Sachs tackle Monte Carlo on quantum hardware, Cambridge Quantum pushes chemistry calculations forward, D-Wave prepares for its Read more…

Asetek Announces It Is Exiting HPC to Protect Future Profitability

September 22, 2021

Liquid cooling specialist Asetek, well-known in HPC circles for its direct-to-chip cooling technology that is inside some of the fastest supercomputers in the world, announced today that it is exiting the HPC space amid multiple supply chain issues related to the pandemic. Although pandemic supply chain... Read more…

TACC Supercomputer Delves Into Protein Interactions

September 22, 2021

Adenosine triphosphate (ATP) is a compound used to funnel energy from mitochondria to other parts of the cell, enabling energy-driven functions like muscle contractions. For ATP to flow, though, the interaction between the hexokinase-II (HKII) enzyme and the proteins found in a specific channel on the mitochondria’s outer membrane. Now, simulations conducted on supercomputers at the Texas Advanced Computing Center (TACC) have simulated... Read more…

AWS Solution Channel

Introducing AWS ParallelCluster 3

Running HPC workloads, like computational fluid dynamics (CFD), molecular dynamics, or weather forecasting typically involves a lot of moving parts. You need a hundreds or thousands of compute cores, a job scheduler for keeping them fed, a shared file system that’s tuned for throughput or IOPS (or both), loads of libraries, a fast network, and a head node to make sense of all this. Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-apples) datacenter and edge categories. Perhaps more interesti Read more…

The Case for an Edge-Driven Future for Supercomputing

September 24, 2021

“Exascale only becomes valuable when it’s creating and using data that we care about,” said Pete Beckman, co-director of the Northwestern-Argonne Institut Read more…

Three Universities Team for NSF-Funded ‘ACES’ Reconfigurable Supercomputer Prototype

September 23, 2021

As Moore’s law slows, HPC developers are increasingly looking for speed gains in specialized code and specialized hardware – but this specialization, in turn, can make testing and deploying code trickier than ever. Now, researchers from Texas A&M University, the University of Illinois at Urbana... Read more…

Qubit Stream: Monte Carlo Advance, Infosys Joins the Fray, D-Wave Meeting Plans, and More

September 23, 2021

It seems the stream of quantum computing reports never ceases. This week – IonQ and Goldman Sachs tackle Monte Carlo on quantum hardware, Cambridge Quantum pu Read more…

Asetek Announces It Is Exiting HPC to Protect Future Profitability

September 22, 2021

Liquid cooling specialist Asetek, well-known in HPC circles for its direct-to-chip cooling technology that is inside some of the fastest supercomputers in the world, announced today that it is exiting the HPC space amid multiple supply chain issues related to the pandemic. Although pandemic supply chain... Read more…

TACC Supercomputer Delves Into Protein Interactions

September 22, 2021

Adenosine triphosphate (ATP) is a compound used to funnel energy from mitochondria to other parts of the cell, enabling energy-driven functions like muscle contractions. For ATP to flow, though, the interaction between the hexokinase-II (HKII) enzyme and the proteins found in a specific channel on the mitochondria’s outer membrane. Now, simulations conducted on supercomputers at the Texas Advanced Computing Center (TACC) have simulated... Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

Why HPC Storage Matters More Now Than Ever: Analyst Q&A

September 17, 2021

With soaring data volumes and insatiable computing driving nearly every facet of economic, social and scientific progress, data storage is seizing the spotlight. Hyperion Research analyst and noted storage expert Mark Nossokoff looks at key storage trends in the context of the evolving HPC (and AI) landscape... Read more…

GigaIO Gets $14.7M in Series B Funding to Expand Its Composable Fabric Technology to Customers

September 16, 2021

Just before the COVID-19 pandemic began in March 2020, GigaIO introduced its Universal Composable Fabric technology, which allows enterprises to bring together Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer called Dojo to process truly vast amounts of video data. It’s a beast! … A truly useful exaflop at de facto FP32.” Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. “We’ve been scaling our neural network training compute dramatically over the last few years,” said Milan Kovac, Tesla’s director of autopilot engineering. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months after Red Hat deprecated its support for the widely popular, free CentOS server operating system. The Rocky Linux development effort... Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

Leading Solution Providers

Contributors

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make it seem like it's two nodes behind? For Intel, the response was to change how it refers to its nodes with the aim of better reflecting its positioning within the leadership semiconductor manufacturing space. Intel revealed its new node nomenclature, and... Read more…

Latest MLPerf Results: Nvidia Shines but Intel, Graphcore, Google Increase Their Presence

June 30, 2021

While Nvidia (again) dominated the latest round of MLPerf training benchmark results, the range of participants expanded. Notably, Google’s forthcoming TPU v4 Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire