ISC21 Preview: EPI Chair Jean-Marc Denis Shares Vision for Future Supercomputers

By Tiffany Trader

June 24, 2021

In this video interview with HPCwire’s Managing Editor Tiffany Trader, Jean-Marc Denis, European Processor Initiative (EPI) chair of the board and head of strategy at Atos, details ongoing EPI activities and covers themes from his upcoming ISC 2021 featured talk, titled “Future Supercomputers are game changers for processor architecture. Why?”

The European Processor Initiative (EPI) was established in late 2018 with the goal of helping the EU achieve independence in HPC technologies. The first-generation chip family, named Rhea, is based on Arm’s Neoverse V1 core. Made by SiPearl, Rhea is slated for use in the forthcoming European exascale supercomputer in 2023. EPI is also developing RISC-V based processors and recently taped out test chips. The Rhea chip employs 29 RISC-V cores for non-compute support functions.


Here are highlighted excerpts from the interview:

EPI’s embrace of Arm and RISC-V…

[Rhea] is the technology that will be in the European exascale supercomputers in 2023. But we don’t only have this first microprocessor on our roadmap. Obviously we are thinking about the second generation. And we’ve started thinking also about the third generation. But from the long-term objective we have set, having over the decade our own technology based on RISC-V, while we don’t have products to to announce yet, we already are testing our own technology in 22 nanometer on a test chip, where we are going to prove that the key IPs that we are developing based on RISC-V can work. And we are announcing with Barcelona Supercomputing Center that some of the key IP has been taped out and will be available in the next months to prove the quality of the technology.

EPI Program Roadmap (source: EPI)

We have a lot of expectations for the next year or so around what we are doing on EPI complementary with RISC-V in our first step, and then later on, we will slowly switch from Arm to RISC-V. But don’t get me wrong: the fact that Rhea, the first microprocessor, is based on Arm Neoverse V1 doesn’t mean there is no RISC-V inside, we already have many RISC-V elements and IP in the Rhea microprocessors. For instance, in Rhea, we have 29 RISC-V cores on the chip, not for computing, but for different components that we need for making the chip efficient and working well for program management, traffic management, and so on. So we already have a smart combination of Arm technology with RISC-V technology.

This is why I don’t think that when people claim there is some kind of opposition or fight between our Arm or RISC-V, this this is appropriate, because it’s totally complementary. And the most efficient way to work is the one we have chosen: this is to combine both in the same developments and in the same products.

Next steps for EPI…

To prove with the RISC-V test chip at first. And the highest level step is to deliver the Rhea microprocessor on time for the European exascale supercomputers. So I would say this is very operational, very concrete. We are also preparing in parallel the second financial round of the European Processor Initiative. We are finalizing that with EuroHPC. We will start the second financial round of EPI, in November of this year, for the second generation of general purpose processor and with complex RISC-V components, likely in accelerators.

Not just for HPC; serving broader markets…

If we just develop for HPC that will be a fantastic technology showcase but there will be no business consequence on the long term. HPC on its own is not large enough for developing a very complex microprocessor with the crazy cost of developing in 5 nanometers on the future 3 nanometers or even below. So we need to have a side market, more business oriented, more volume loyalty, where we can produce very significant volume of microprocessors to make the economical model sustainable over time. So, when we launched the EPI, we thought that autonomous vehicles not only automotive, but autonomous vehicles, could be a great side market with millions of humans. But over time, we, we are seeing the complexity for developing such devices in terms of security, in terms of safety, in terms of other governmental constraints, of power consumption, on which we observe that the edge market is growing, is not great, is booming. It’s becoming a massive market. So by chance, what we started to develop with the automotive autonomous vehicle market can be reused, almost with no change for the edge market or more specifically for the infrastructure edge market on for datacenter. So now, for the next years, the focus in terms of business for volume will be much more or infrastructure edge and on datacenter.

The coming age of modularity and how to address the complexity…

I believe that the the era of monolithic machines, like the ones that we are going to see in the big labs, the U.S. is behind us. This is fantastic architecture and fantastic machines, don’t get me wrong, I’m not saying it’s bad. But it’s monolithic in the sense that all compute nodes in the machine are the same. Okay, it’s heterogeneous inside the node with a CPU and and accelerator, likely a GPU, it’s a SOC and so on, but the machine is really homogeneous. And I believe that with the evolution of high performance computing with the the mix of classical HPC algorithms with artificial intelligence, so theoretical models combined with experimental models, equations with data — we are moving full speed to workflows and to data flows, because there will be more and more data coming from IoT, coming from edge. There will be also hybrid computing with in-house computing combined with cloud computing from AWS from Microsoft Azure on so on. So, supercomputer operators have to combine all of them together. So, should one SOC on one machine on one compute node address all needs? No way. I don’t believe that at all.

I believe that at first the European exascale machines and the future post exascale machines will be modular, that will be a collection of different modules, each of them being homogeneous, but the machine as a whole will be a complete combination of totally different modules addressing the different stages or the different steps in the workflow or in the data flow. You could have a general purpose module with explicitly general-purpose processors, you could have a module containing a CPU with a GPU, another one CPU with FPGA, yet another one with a CPU on a neuromorphic device, and yet another one with a quantum accelerator, and so on and so forth. So, that would be very complex for supercomputer designers and operators and developers and end users, because they will have to manage all the different accelerators and CPU. So if we want to reduce the complexity, as a community, at least, we can plug the different accelerators to only one CPU model. So the one that will be, let’s say, the unification component for all the different accelerators.

And I’m claiming that the best way to have a single CPU is not to consider an instruction set. This is to consider the architecture of the CPU. It has to be, let’s say, a data hub, a massive data hub with many, many, many PCI Express or CXL lanes, with HBM, with DDR, and with a lot of flexibility to combine all of that together. Obviously, it has to address all the HPC applications that will never fit in accelerators, and there are many algorithms. And we have the legacy from the past; many applications have been developed over the last 40 years, even more. So should we move all the applications the tens of millions of lines of code to accelerators, I don’t believe that.

I believe that the CPU has to deliver good enough HPC performances, and it has to drive the many different accelerator classes that will be part of a modular architecture. So the global architecture will be modular; the CPU has to be a data integrator or data orchestrator for the many different accelerators and it has to be hybrid, it has to hybrid between in-house computing and cloud computing.

What the future holds…

I believe that the long-term direction will be toward Arm because we see today the cloud operators moving to Arm. We see what AWS has done with Graviton2. We see Ampere, that is becoming a very important in the cloud computing. We don’t know what’s going to be delivered by Microsoft, but maybe it could be with Arm as well. So Arm is becoming very important for cloud operators. And we also observe that in IoT, in edge computing, Arm is dominant. So to keep the complexity low, and to have a seamless data flow from IoT to cloud to supercomputers, I believe that the best way to go, at least for the next five years, will be to go with Arm — and then what’s beyond? I don’t know, I hope it’s going to be RISC-V because we are doing a lot around RISC-V in Europe for the future. But no one can predict what will be the future beyond let’s say 2026-2027.

Link to full video interview: https://www.youtube.com/watch?v=glhWLEVpScQ&feature=emb_logo

Also available as a This Week in HPC audio podcast: https://www.hpcwire.com/podcast/future-supercomputers-at-isc/

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire