With New Owner and New Roadmap, an Independent Omni-Path Is Staging a Comeback

By Tiffany Trader

July 23, 2021

Put on a shelf by Intel in 2019, Omni-Path faced an uncertain future, but under new custodian Cornelis Networks, Omni-Path Architecture (OPA) is seeking to make a comeback as an independent high-performance interconnect solution. According to the company, a “significant refresh” – called Omni-Path Express – is coming later this year.

Cornelis Networks formed last September as a spinout of Intel’s Omni-Path division. The new stewards of the Omni-Path networking brand have been making the virtual conference rounds to showcase the technology and preview what’s to come. The company is led by Co-founder and CEO Phil Murphy, previously a director at Intel, where he was responsible for fabric platform technology and business development. Murphy was also an executive with QLogic’s Network Solutions Group, and he was one of the founding members of the OpenIB Alliance (which became the OpenFabrics Alliance). You could say the arc of Murphy’s career has swung toward Omni-Path and its current development path.

At Supercomputing Frontiers Europe (SCFE) this week, Murphy provided a brief update on the Omni-Path portfolio that is aiming to win the performance and price-performance wars in the HPC interconnect marketplace. Currently, Nvidia’s Mellanox InfiniBand products have a dominant position. Like Mellanox, the born-again Omni-Path portfolio supports a variety of industry CPUs and accelerators, including AMD and Intel platforms. HPE’s proprietary (Cray) Slingshot interconnect also supports a range of devices – however, Slingshot is only available with HPE systems.

Cornelis’ mission is to deliver an industry-leading fabric for traditional modeling and simulation, high-performance data analytics and artificial intelligence. Even within traditional HPC, the trend is toward increasingly adding deep learning capabilities, Murphy noted. In some parts of the code, heavy duty arithmetic can be replaced at no, or almost no, loss of fidelity, he added.

“To really unlock the power of the compute infrastructure, you need a corresponding powerful interconnect – that means very low latency, so that the communication amongst the nodes is as rapid as possible. But also you need a very high message injection rate throughout the entire network, and highly scalable bandwidth becomes ever more important with artificial intelligence,” said Murphy.

The name Cornelis can (somewhat circuitously) be traced to a book by AI pioneer Douglas Hofstadter, called Gödel, Escher, Bach: An Eternal Golden Braid. “On the surface [the book] talked about these three important figures, but in its essence, it was really laying the foundation for what intelligence was all about,” said Murphy. “And given our focus on artificial intelligence we thought we’d give a shout out to that book – and the ‘C’ in and M.C. Escher stands for Cornelis, so that’s how we came up with our name,” Murphy said.

Cornelis Network’s Omni-Path portfolio draws from investments made by the OpenFabrics Alliance, QLogic, Cray Aries and, of course, the Intel Omni-Path project. Under Intel, the Omni-Path fabric was closely tied to the (now-defunct) Phi effort (OPA was integrated into the Phi Knights Landing processor), and it was part of the original Aurora pre-exascale supercomputer design (that was recast as a very different exascale-class machine).

Cornelis is still shipping the Omni-Path 100Gbps (OPA100) products, developed under Intel, and it is planning to launch 400Gbps products late next year, with broader availability slated for the first quarter of 2023. The OPA400 product will support bifurcation to 200Gbps.

There are 800Gbps solutions farther out on the Cornelis Omni-Path roadmap.

“There’s lots of different ways we can go,” said CEO Murphy. “We’re evaluating all the tradeoffs between cost and performance, optics versus copper, [and] going wide or going more narrow.”

Gone from the roadmap is the OPA200 product that had previously been promised by Intel. However, Cornelis is working on what it says is a significant enhancement to the OPA100 product, called Omni-Path Express (OPX).

Omni-Path Express is powered by a highly-optimized host software that supports OpenFabrics Interfaces (OFI), developed under the OpenFabrics Alliance. The Alliance describes OFI as “a collection of libraries and applications used to export fabric services.” To the Omni-Path software stack Cornelis added a native OFI provider in service of the OFI libfabric layer. “The goal of OFI, and libfabric specifically, is to define interfaces that enable a tight semantic map between applications and underlying fabric services,” notes the project.

The result for Omni-Path, according to Cornelis, is superior performance via increased message rates and lower latency. Just as important, says the company, the enhanced stack now supports a much broader range of application environments than was possible through Verbs and PSM2. (See chart above.) Popular MPI implementations, such as OpenMPI and MVAPICH, are supported, as well as PGAS programming models using SHMEM and Chapel. Also supported are AI frameworks, such as TensorFlow and PyTorch, as well as object storage files, and there is “generic support” for GPUs, said Murphy.

The benchmarking slides below show message rate improvements moving from Omni-Path (with PSM2) to Omni-Path Express (with OFI) on both Intel and AMD platforms.

Cornelis is also demonstrating latency improvements on AMD hardware. “We’ve seen some cases where latency dropped almost 30 percent on small messages, and these are the main predictors of application performance in the long term. The average reduction in latency across the small messages was 16 percent,” said Murphy.

We were not shown head-to-head performance benchmarks against competing interconnect solutions. However, a competitive benchmark overview was provided in May at the RMACC HPC Symposium that put dual-rail Omni-Path OPA100 against InfiniBand HDR200. (Slide below.)

Cornelis emphasizes that its technology is independent and vendor-agnostic, not tied technically or commercially to any specific processor or accelerator technology. Although Cornelis’ Omni-Path is a generation (or two) behind Nvidia’s Mellanox division (which is getting ready to ship its NDR 400Gbps products), recent shifts in the HPC interconnect landscape may provide an opportunity for Cornelis.

Industry analyst Addison Snell, CEO of Intersect360 Research, makes just this point. “A few years ago, InfiniBand was the de facto open standard for scalable, low-latency systems,” he said in a recent statement. “Cornelis’ investment in Omni-Path, combined with the Nvidia acquisition of Mellanox, suddenly flips the conversation. Now it is InfiniBand that can potentially be viewed as proprietary to a single processor vendor, whereas Omni-Path Express is an open, multi-vendor solution.”

Dan Olds, Chief Research Officer of Intersect360, further remarked on the caliber and experience of the Cornelis team. “These are not starry-eyed idealists trying to put together a new interconnect,” Olds told HPCwire. “They are ex-Intel and come from other companies and they know what they are doing. I think they have a shot to be disruptive if they hit their milestones and execute.

“I’ll want to see more head-to-head comparisons about where they are now and where they are going to be, and where they are vis-a-vis InfiniBand,” Olds added.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

The Case for an Edge-Driven Future for Supercomputing

September 24, 2021

“Exascale only becomes valuable when it’s creating and using data that we care about,” said Pete Beckman, co-director of the Northwestern-Argonne Institute of Science and Engineering (NAISE), at the most recent HPC Read more…

Three Universities Team for NSF-Funded ‘ACES’ Reconfigurable Supercomputer Prototype

September 23, 2021

As Moore’s law slows, HPC developers are increasingly looking for speed gains in specialized code and specialized hardware – but this specialization, in turn, can make testing and deploying code trickier than ever. Now, researchers from Texas A&M University, the University of Illinois at Urbana... Read more…

Qubit Stream: Monte Carlo Advance, Infosys Joins the Fray, D-Wave Meeting Plans, and More

September 23, 2021

It seems the stream of quantum computing reports never ceases. This week – IonQ and Goldman Sachs tackle Monte Carlo on quantum hardware, Cambridge Quantum pushes chemistry calculations forward, D-Wave prepares for its Read more…

Asetek Announces It Is Exiting HPC to Protect Future Profitability

September 22, 2021

Liquid cooling specialist Asetek, well-known in HPC circles for its direct-to-chip cooling technology that is inside some of the fastest supercomputers in the world, announced today that it is exiting the HPC space amid multiple supply chain issues related to the pandemic. Although pandemic supply chain... Read more…

TACC Supercomputer Delves Into Protein Interactions

September 22, 2021

Adenosine triphosphate (ATP) is a compound used to funnel energy from mitochondria to other parts of the cell, enabling energy-driven functions like muscle contractions. For ATP to flow, though, the interaction between the hexokinase-II (HKII) enzyme and the proteins found in a specific channel on the mitochondria’s outer membrane. Now, simulations conducted on supercomputers at the Texas Advanced Computing Center (TACC) have simulated... Read more…

AWS Solution Channel

Introducing AWS ParallelCluster 3

Running HPC workloads, like computational fluid dynamics (CFD), molecular dynamics, or weather forecasting typically involves a lot of moving parts. You need a hundreds or thousands of compute cores, a job scheduler for keeping them fed, a shared file system that’s tuned for throughput or IOPS (or both), loads of libraries, a fast network, and a head node to make sense of all this. Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-apples) datacenter and edge categories. Perhaps more interesti Read more…

The Case for an Edge-Driven Future for Supercomputing

September 24, 2021

“Exascale only becomes valuable when it’s creating and using data that we care about,” said Pete Beckman, co-director of the Northwestern-Argonne Institut Read more…

Three Universities Team for NSF-Funded ‘ACES’ Reconfigurable Supercomputer Prototype

September 23, 2021

As Moore’s law slows, HPC developers are increasingly looking for speed gains in specialized code and specialized hardware – but this specialization, in turn, can make testing and deploying code trickier than ever. Now, researchers from Texas A&M University, the University of Illinois at Urbana... Read more…

Qubit Stream: Monte Carlo Advance, Infosys Joins the Fray, D-Wave Meeting Plans, and More

September 23, 2021

It seems the stream of quantum computing reports never ceases. This week – IonQ and Goldman Sachs tackle Monte Carlo on quantum hardware, Cambridge Quantum pu Read more…

Asetek Announces It Is Exiting HPC to Protect Future Profitability

September 22, 2021

Liquid cooling specialist Asetek, well-known in HPC circles for its direct-to-chip cooling technology that is inside some of the fastest supercomputers in the world, announced today that it is exiting the HPC space amid multiple supply chain issues related to the pandemic. Although pandemic supply chain... Read more…

TACC Supercomputer Delves Into Protein Interactions

September 22, 2021

Adenosine triphosphate (ATP) is a compound used to funnel energy from mitochondria to other parts of the cell, enabling energy-driven functions like muscle contractions. For ATP to flow, though, the interaction between the hexokinase-II (HKII) enzyme and the proteins found in a specific channel on the mitochondria’s outer membrane. Now, simulations conducted on supercomputers at the Texas Advanced Computing Center (TACC) have simulated... Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

Why HPC Storage Matters More Now Than Ever: Analyst Q&A

September 17, 2021

With soaring data volumes and insatiable computing driving nearly every facet of economic, social and scientific progress, data storage is seizing the spotlight. Hyperion Research analyst and noted storage expert Mark Nossokoff looks at key storage trends in the context of the evolving HPC (and AI) landscape... Read more…

GigaIO Gets $14.7M in Series B Funding to Expand Its Composable Fabric Technology to Customers

September 16, 2021

Just before the COVID-19 pandemic began in March 2020, GigaIO introduced its Universal Composable Fabric technology, which allows enterprises to bring together Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer called Dojo to process truly vast amounts of video data. It’s a beast! … A truly useful exaflop at de facto FP32.” Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. “We’ve been scaling our neural network training compute dramatically over the last few years,” said Milan Kovac, Tesla’s director of autopilot engineering. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months after Red Hat deprecated its support for the widely popular, free CentOS server operating system. The Rocky Linux development effort... Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

Leading Solution Providers

Contributors

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make it seem like it's two nodes behind? For Intel, the response was to change how it refers to its nodes with the aim of better reflecting its positioning within the leadership semiconductor manufacturing space. Intel revealed its new node nomenclature, and... Read more…

Intel Announces Sapphire Rapids with HBM, Reveals Ponte Vecchio Form Factors

June 28, 2021

From the ISC 2021 Digital event, Intel announced it will offer Sapphire Rapids with integrated HBM, detailed new Xe-HPC GPU form factors, and introduced commercial support for DAOS (distributed application object storage). Intel also announced a new Ethernet solution, aimed at smaller-scale HPC. With integrated High Bandwidth Memory (HBM), the forthcoming Intel Xeon Scalable processors... Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire