Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

By Tiffany Trader

July 27, 2021

What’s a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make it seem like it’s two nodes behind? For Intel, the response was to change how it refers to its nodes with the aim of better reflecting its positioning within the leadership semiconductor manufacturing space.

Intel revealed its new node nomenclature, and showcased changes to its process and packaging roadmaps during its “Intel Accelerated” webcast, streamed live yesterday afternoon. In his second major such event since joining Intel in February, CEO Pat Gelsinger filled in a lot of detail for the company’s “IDM 2.0 strategy” – its bold multi-pronged plan to achieve process parity with its competitors by 2024 and leadership in 2025.

“Intel, like the rest of the industry, has recognized that we need to evolve the way we talked about process nodes,” said Gelsinger. “These days, the various naming and numbering schemes used across the industry – including ours – no longer refer to any specific measurement and don’t tell the full story of how to achieve the best balance of power, efficiency and performance.”

The new naming structure starts with the node that comes after 10nm SuperFin, which is used for (mobile chip) Tiger Lake and Xe GPU products, including the forthcoming Xe-HPC product, Ponte Vecchio. That next node, previously known as 10nm Enhanced SuperFin (it’s also been called 10nm+++ and 10nm++), will now be known as “Intel 7.”

“[With Intel 7], we’re expecting an approximately 10 to 15 percent performance-per-watt increase over 10nm SuperFin,” said Ann Kelleher, senior vice president and general manager of technology development. “As we evolve the node with additional transistor level optimizations, this is equivalent to a full node of performance gain. As a result, we believe that Intel 7 is an appropriate name to help customers understand the kind of competitive performance being delivered by the node.”

Intel 7 will begin shipping first on the client side with Alder Lake in 2021, and the server product Sapphire Rapids will be in production in the first quarter of 2022, said Kelleher.

Next on the roadmap, Intel 4 is slotted for production in the second half of 2022 with product shipping starting in 2023. Intel 4 products include Meteor Lake for client and Granite Rapids for the datacenter. This is the node previously known as 7nm. Intel says it taped the Meteor Lake client compute tile last quarter (Q2 2021).

“Beyond the actual wafer, we’re right where we expect to be relative to our performance and defect density expectations,” said Kelleher. “Indeed, our defect density trend is on the right path to meet our product commitments.”

Intel 4 is the first Intel node to make wide use of extreme ultraviolet lithography (EUV).

Next on the new roadmap is Intel 3, set to debut in the second half of 2023. Intel 3 will deliver around an 18 percent transistor performance-per-watt increase over Intel 4, according to the company, thanks to improvements in power and area. It’s a higher level of improvement than a standard full node improvement, noted Kelleher, citing early modeling and test chip data.

Enhancements include the addition of a denser, higher performance library, increased intrinsic drive current to optimize the FinFET transistor, an optimized interconnect metal stack with reduced via resistance and increased use of EUV compared to Intel 4.


“The angstrom era” brings more name changes

The surprise on the roadmap is Intel 20A, where the A stands for “angstrom.” It’s intended to – in Gelsinger’s words – “evoke a new era, where we are crafting devices and materials at the atomic level, the angstrom era of semiconductors.” 1 angstrom is equal to 0.1 nanometers; however, in Intel’s branding parlance, angstrom is not representative of a single discrete metric but rather a “bundled” performance measure relative to the preceding generation.

With a planned introduction in 2024, Intel 20A features two new technologies: a new transistor gate-all-around architecture called RibbonFET and a backside power delivery mechanism, called PowerVia.

RibbonFET is Intel’s first new transistor architecture in more than a decade. Watch an explainer video here.

“RibbonFET is Intel’s implementation of a gate-all-around transistor. The technology delivers faster transistor switching speeds while achieving the same drive current as multiple fins in a smaller footprint,” said Intel.

“PowerVia is Intel’s unique industry-first implementation of backside power delivery, optimizing signal transmission by eliminating the need for power routing on the front side of the wafer,” the company said.

 

Following 20A, Intel 18A is in development for early 2025 with refinements to RibbonFET that will further drive increased transistor performance, said Intel’s Sanjay Natarajan, senior vice president and co-general manager, logic technology development.

Intel is also planning to usher in new lithography advances in 2025. The next generation of EUV tools is known as high numerical aperture EUV, or high-NA. High-NA will integrate even higher precision lenses and mirrors, improving resolution and allowing for even smaller features to be printed on the silicon, said Intel.

Farther out on the horizon, Intel has plans to advance gate-all-around and backside power. Noting the R&D is “already in the works,” Kelleher said Intel is already working on future nodes beyond 2025 that utilize stacked NMOS and PMOS.

Packaging — What’s next for EMIB and Foveros

The company is also announcing new packaging innovations as part of its IDM 2.0 strategy. With chip development moving to a tiled or chiplet approach, innovative packaging is required to connect all the pieces into a unified device. Following the release of its EMIB (embedded multi-die interconnect bridge) and the Foveros die-stacking technology, Intel will be introducing its third-generation Foveros product, Foveros Omni, and new companion technology Foveros Direct.

Where Foveros enables mixing and matching of chiplet devices that Intel calls “tiles,” in one plane, Foveros Omni takes the concept to the next level, allowing integration of multiple disaggregated top tiles with multiple base tiles across mixed fab nodes. Volume manufacturing is to begin in 2023, according to Intel.

“Foveros Omni uses a combination of through silicon via (TSV) and through package copper columns to balance high speed signal and power delivery with dense die-to-die interconnect,” said Babak Sabi, Intel corporate vice president and general manager of assembly and test technology development. “It improves on the original Foveros with die-to-die interconnect starting at 36 micron and scaling down to 25 micron micro bump pitch.” This quadruples bump density to 1,600 IOs per mm2, while delivering the same interconnect power of Foveros at .15 picojoules per bit, he added.

Foveros Direct is complementary to Foveros Omni and launches in the same 2023 timeframe. The technology uses solderless direct copper-to-copper bonding to enable low-resistance interconnects. Foveros Direct enables sub-10-micron bump pitches, providing an order of magnitude increase in the interconnect density for 3D stacking, according to Intel.

“The resulting capability of 10,000 IOs per mm2 opens up new concepts for functional die partitioning that were previously unachievable,” said Sabi. For example: the ability to have multi-level cache for on-die logic stacking at very low latency and without any power penalty.

At Intel Architecture Day in August of last year, the company said the Xe-HPC “Ponte Vecchio” GPU would be manufactured using its 10nm SuperFin for the base tile, with 10nm Enhanced SuperFin (now called “Intel 7”) for the Rambo Cache tile. Since announcing the 7nm delay, Intel has yet to disclose the process node(s) for the compute tile.

“We are blurring the lines between where the wafer ends and where packaging begins,” said Sabi.

Sapphire Rapids (now an “Intel 7” product) will be the first Intel Xeon datacenter product to ship in volume with EMIB. The next generation of EMIB will move from a 55 micron bump pitch to 45 microns, followed by a third generation that will have a 40 micron bump pitch. Intel’s Ponte Vecchio GPU would be the first product to use both EMIB and the second-generation Foveros, which implements a bump pitch of 36 micron.

New Customers for Intel Foundry Services: AWS and Qualcomm

Intel’s Foundry Service (IFS) business, launched in March, has its first publicly named customers: AWS and Qualcomm. AWS is the first customer to use IFS packaging solutions, while Qualcomm will be a partner on the future 20A process technology. “Both Intel and Qualcomm believe strongly in the advanced development of mobile compute platforms, and ushering in a new era in semiconductors,” said Gelsinger.

The CEO added that Intel has over 100 customers in its IFS pipeline. “Those engagements are progressing very well,” he said. “Some of those are for the packaging technologies like our AWS announcement, some of those are what I call modern nodes, Intel 16, or 16nm process, and there’s a lot of interest in Intel 20A, and Intel 18A.”

Characterizing the prospective customers, Gelsinger said “some are very traditional names, some might be seen as competitors of ours in the past, but now we’re working with them…, some are industrial and auto companies, and there are other semiconductor companies that need a foundry opportunity to leverage, as well as others in the industry.”

The company also announced that Intel InnovatiON will be a fully hybrid event, held in San Francisco and online Oct. 27-28, 2021. More information is available at the Intel ON landing page.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

The Case for an Edge-Driven Future for Supercomputing

September 24, 2021

“Exascale only becomes valuable when it’s creating and using data that we care about,” said Pete Beckman, co-director of the Northwestern-Argonne Institute of Science and Engineering (NAISE), at the most recent HPC Read more…

Three Universities Team for NSF-Funded ‘ACES’ Reconfigurable Supercomputer Prototype

September 23, 2021

As Moore’s law slows, HPC developers are increasingly looking for speed gains in specialized code and specialized hardware – but this specialization, in turn, can make testing and deploying code trickier than ever. Now, researchers from Texas A&M University, the University of Illinois at Urbana... Read more…

Qubit Stream: Monte Carlo Advance, Infosys Joins the Fray, D-Wave Meeting Plans, and More

September 23, 2021

It seems the stream of quantum computing reports never ceases. This week – IonQ and Goldman Sachs tackle Monte Carlo on quantum hardware, Cambridge Quantum pushes chemistry calculations forward, D-Wave prepares for its Read more…

Asetek Announces It Is Exiting HPC to Protect Future Profitability

September 22, 2021

Liquid cooling specialist Asetek, well-known in HPC circles for its direct-to-chip cooling technology that is inside some of the fastest supercomputers in the world, announced today that it is exiting the HPC space amid multiple supply chain issues related to the pandemic. Although pandemic supply chain... Read more…

TACC Supercomputer Delves Into Protein Interactions

September 22, 2021

Adenosine triphosphate (ATP) is a compound used to funnel energy from mitochondria to other parts of the cell, enabling energy-driven functions like muscle contractions. For ATP to flow, though, the interaction between the hexokinase-II (HKII) enzyme and the proteins found in a specific channel on the mitochondria’s outer membrane. Now, simulations conducted on supercomputers at the Texas Advanced Computing Center (TACC) have simulated... Read more…

AWS Solution Channel

Introducing AWS ParallelCluster 3

Running HPC workloads, like computational fluid dynamics (CFD), molecular dynamics, or weather forecasting typically involves a lot of moving parts. You need a hundreds or thousands of compute cores, a job scheduler for keeping them fed, a shared file system that’s tuned for throughput or IOPS (or both), loads of libraries, a fast network, and a head node to make sense of all this. Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-apples) datacenter and edge categories. Perhaps more interesti Read more…

The Case for an Edge-Driven Future for Supercomputing

September 24, 2021

“Exascale only becomes valuable when it’s creating and using data that we care about,” said Pete Beckman, co-director of the Northwestern-Argonne Institut Read more…

Three Universities Team for NSF-Funded ‘ACES’ Reconfigurable Supercomputer Prototype

September 23, 2021

As Moore’s law slows, HPC developers are increasingly looking for speed gains in specialized code and specialized hardware – but this specialization, in turn, can make testing and deploying code trickier than ever. Now, researchers from Texas A&M University, the University of Illinois at Urbana... Read more…

Qubit Stream: Monte Carlo Advance, Infosys Joins the Fray, D-Wave Meeting Plans, and More

September 23, 2021

It seems the stream of quantum computing reports never ceases. This week – IonQ and Goldman Sachs tackle Monte Carlo on quantum hardware, Cambridge Quantum pu Read more…

Asetek Announces It Is Exiting HPC to Protect Future Profitability

September 22, 2021

Liquid cooling specialist Asetek, well-known in HPC circles for its direct-to-chip cooling technology that is inside some of the fastest supercomputers in the world, announced today that it is exiting the HPC space amid multiple supply chain issues related to the pandemic. Although pandemic supply chain... Read more…

TACC Supercomputer Delves Into Protein Interactions

September 22, 2021

Adenosine triphosphate (ATP) is a compound used to funnel energy from mitochondria to other parts of the cell, enabling energy-driven functions like muscle contractions. For ATP to flow, though, the interaction between the hexokinase-II (HKII) enzyme and the proteins found in a specific channel on the mitochondria’s outer membrane. Now, simulations conducted on supercomputers at the Texas Advanced Computing Center (TACC) have simulated... Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

Why HPC Storage Matters More Now Than Ever: Analyst Q&A

September 17, 2021

With soaring data volumes and insatiable computing driving nearly every facet of economic, social and scientific progress, data storage is seizing the spotlight. Hyperion Research analyst and noted storage expert Mark Nossokoff looks at key storage trends in the context of the evolving HPC (and AI) landscape... Read more…

GigaIO Gets $14.7M in Series B Funding to Expand Its Composable Fabric Technology to Customers

September 16, 2021

Just before the COVID-19 pandemic began in March 2020, GigaIO introduced its Universal Composable Fabric technology, which allows enterprises to bring together Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer called Dojo to process truly vast amounts of video data. It’s a beast! … A truly useful exaflop at de facto FP32.” Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. “We’ve been scaling our neural network training compute dramatically over the last few years,” said Milan Kovac, Tesla’s director of autopilot engineering. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months after Red Hat deprecated its support for the widely popular, free CentOS server operating system. The Rocky Linux development effort... Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

Leading Solution Providers

Contributors

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make it seem like it's two nodes behind? For Intel, the response was to change how it refers to its nodes with the aim of better reflecting its positioning within the leadership semiconductor manufacturing space. Intel revealed its new node nomenclature, and... Read more…

Intel Announces Sapphire Rapids with HBM, Reveals Ponte Vecchio Form Factors

June 28, 2021

From the ISC 2021 Digital event, Intel announced it will offer Sapphire Rapids with integrated HBM, detailed new Xe-HPC GPU form factors, and introduced commercial support for DAOS (distributed application object storage). Intel also announced a new Ethernet solution, aimed at smaller-scale HPC. With integrated High Bandwidth Memory (HBM), the forthcoming Intel Xeon Scalable processors... Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire