The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

By John Russell

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-apples) datacenter and edge categories. Perhaps more interesting, Intel demonstrated x86 competence for inferencing and Arm also showed up in the datacenter, not just the edge category. IBM, though not an MLPerf participant, is also jumping into the host CPU-as-inference engine camp. Can AMD be far behind?

Make no mistake, Nvidia GPUs remain the kings of pure-play AI workloads. They have dominated the MLPerf benchmarks (training and inference) since the start in 2018. “We run every workload, every scenario, every use case for both datacenter and edge in MLPerf. And we are actually the only company that does that,” said David Salvator, senior product manager, inference and cloud, Nvidia, in a pre-briefing yesterday.

That said, there seems to be a new dynamic arising around the use of host CPUs for inferencing. The basic idea is that more modest inferencing demands are proliferating inside many general-purpose workloads, where the host CPU has sufficient capability for the job and is less expensive. CPU vendors are betting this will represent a substantial market. This approach contrasts with the current accelerator-driven paradigm in which AI workloads are offloaded to an accelerator, most often a GPU.

Here’s the pitch from Jordan Plawner, director of AI products and business at Intel:

“Nvidia has been great at saying you must use an Nvidia GPU to run AI, period, full stop. We are just trying to enlarge that conversation and say there’s many, many use cases [that don’t require a GPU]. My first job is to make sure I never give a developer an excuse to not use a Xeon processor because something is not working well, because something was optimized for GPUs, [and] because that’s what everyone’s been doing. [We] have a few hundred people making sure that everything works well out of the box on Xeon.

“It is about the use case. So inferencing, specifically, is 80 percent of the time just an underlying function. The typical kind of use case is live-streaming inferencing in which there’s a web tier app, it’s always making decisions or recommendations of some kind. Someone – a business or a consumer – is pinging it with a request or on a thread and I’m making a decision to use AI to augment [or] automate the decision or to make a recommendation, and [doing that] is only going to [require] so many threads and requests on that system a second.

“We talk about when AI is in the workload or as part of the workload, not the full workload itself. The mission of Xeon is just to kind of close that gap with the accelerators, and meet the SLA of the customer, who say, “I need to infer speech translation, images, by x number of inferences per second, per server, and I only have six cores to do it.” We do this all the time and say we can do that in two cores or four cores.”

Broadly Intel demonstrated significant improvement gen-over-gen (Ice Lake over Cooper Lake) in the Xeon line. Plawner cited Intel’s DL Boost including vector neural network instructions (VNNI) in its INT8-based submissions on all workloads as drivers of performance gains. He said Intel expects a many-fold jump in inference performance with Sapphire Rapids and that Intel is working with systems makers to participate in future MLPerf inference runs. Presumably, it will do the same with its forthcoming Ponte Vecchio GPU. Intel has posted a blog with more detailed MLPerf results.

MLCommons, the parent organization for MLPerf, reported that the latest inference benchmark round “had received submissions from 20 organizations and released over 1,800 peer-reviewed performance results for machine learning systems spanning from edge devices to datacenter servers. This is the second round of MLPerf Inference to offer power measurement, with over 350 power results.” The MLPerf inference benchmark is run twice yearly (link to spring HPCwire coverage).

Submitters in this MLPerf inference round included Alibaba, Centaur Technology, cTuning, Dell, EdgeCortix, Fujitsu, FuriosaAI, Gigabyte, HPE, Inspur, Intel, Krai, Lenovo, LTechKorea, Nettrix, Neuchips, Nvidia, OctoML, Qualcomm, and Supermicro (link to full results).

Given the range of tests and system configurations, it is difficult to draw easy comparisons between systems. The devil is in the details and requires digging them out. Secondly, other AI accelerators are largely lacking. The addition of power metrics to the inference exercise starting last spring is seen as a plus although entries in that category were down. Making sense of the mass of numbers can be confusing

As an example, the top performer on the ResNet workload was Qualcomm cloud (Gigaybte server using AMD CPU and AI 100 PCIe/HHHL) with 310,064 queries/s. Inspur took the next two spots with an Intel (Xeon 83538) system and AMD (Epyc 7742) CPU servers, each using A100 SXM 80 GB accelerators. They had 288,050 and 280,051 queries/s. Dell: 272,301 q/s. Gigabyte and Supermicro tied (260 q/s), and Qualcomm, Inspur and Nvidia were also top performers at the edge.

System and chip vendors at the pre-briefing reported that more buyers are asking about MLPerf and including it in RFPs which is interesting. To some extent, said David Kanter, MLCommons’ executive director, just completing the exercise can be as important as the score in that it demonstrates all elements of a system are working as stated.

Qualcomm is vigorously promoting its strong showing and its commitment to MLPerf in a blog:  “Qualcomm Technologies has significantly expanded its submission to MLPerf benchmarks. It has doubled the number of platform submissions from Edge to Cloud. The network coverage has expanded to include language processing (BERT) and added SSD ResNet-34 to the vision networks. It total, 82 benchmarks results were submitted, including 36 power results.

“As AI and ML accelerate industry-wide mass deployments, it is becoming very evident that the solutions must offer a better value proposition in addition to highest performance. Inference-per-Second-per-Watt (I/S/W) is emerging as the most important benchmark for deployments that provide the best value-to-service for providers and end users. Qualcomm Technologies has reinforced its leadership in power efficiency with its MLPerf v1.1 submission. On servers configured with 8x Qualcomm Cloud AI 100 accelerators, Qualcomm Technologies has demonstrated highest 197 I/S/W for ResNet-50.”

Overall the steady performance advance being documented by MLPerf still tends to reflect Nvidia’s steady progress, which this time resulted mostly from software advances, said Salvator. He also touted the performance of Arm-based servers, paired with Nvidia GPUs.

“For the first time ever in the industry, we’re delivering datacenter category results on an Arm-based server. We worked with Ampere and their Altra CPUs (Q80-30 CPU in a single socket) in a Gigabyte server with an A100 and we’re able to deliver results that are running pretty much neck and neck with a similarly configured x86 server. That represents an important milestone. First, it shows that Arm, as an acceleration platform, can deliver performance just about on par with a similarly configured x86 server. It’s also a statement about the readiness of our software stack to be able to run the Arm architecture in a datacenter environment.”

He also noted that Nvidia’s standard Triton inference server software delivered nearly as good performance as custom code.

“The basic takeaway here is Triton gets great performance, even relative to highly customized implementations. [It] also makes it much easier for infrastructure managers to deploy networks, because it’s highly integrated into Kubernetes. You can think of Triton as living at the base of the software stack and supports multiple networks and will allow you to do things like automatic load balancing as well as auto scaling,” said Salvator.

Of note was Nvidia’s leveraging the multi-instance GPU (MIG) capability of the Ampere GPU architecture. Both the A100 (7 instances) and A30 support (4 instances). Nvidia demonstrated the ability to run all seven MLPerf workflows at the same time on an A100 using MIG.

The MLPerf 1.1 inferencing suite includes seven workloads (shown below) covering recommendation, NLP, imaging, and object detection. There was one change from the last exercise – the multiple stream scenario was omitted.

The relative lack of competitors to Nvidia and the limited number of participants overall remains an issue for MLPerf. Google has in the past participated but didn’t in this inferencing round. Likewise the newer AI system/accelerator players such as Cerebras and Graphcore, to name just two, have yet to participate. How this will influence MLCommons’ long-term plans is unclear. MLCommons has broader aspirations than benchmarking.

As described by Kanter, the young organization would also like to play a role in hosting/providing datasets and best practices.

“The Datasets Working Group creates and hosts public datasets that are large, actively maintained, and permissively licensed – especially for commercial use. We aim to develop a center of expertise and supporting technologies that dramatically improves the quality and reduces the cost of new public datasets. We believe that a modest investment in public datasets can have impressive ROI in terms of machine learning innovation and market growth. The Datasets Working Group’s first project is the People’s Speech dataset, an open speech recognition dataset that is approximately 100x larger than existing open alternatives. We are currently validating the utility of the data in preparation for public release,” Kanter told HPCwire.

“The best practices working group looks at opportunities to address common and cross-cutting needs of AI practitioners. The starting point for this effort is to reduce friction for machine learning by ensuring that models are easily portable and reproducible. This initial starting point is the MLCube project, where we are creating the source code and specifications to achieve this,” he said.

Kanter described MLCube as a shipping container that enables researchers and developers to easily share the software that powers machine learning. “MLCube is a set of common conventions for creating ML software that can just ‘plug-and-play’ on many different systems,” said Kanter.

Link to MLCommons release, https://mlcommons.org/en/news/mlperf-inference-v11/

Link to Nvidia blog on MLPerf results, https://blogs.nvidia.com/blog/2021/09/22/mlperf-ai-inference-arm/

Link to Intel blog on MLPerf results, https://www.intel.com/content/www/us/en/artificial-intelligence/posts/intel-mlperf-inference-performance.html

Link to Qualcomm blog on MLPerf results: https://www.qualcomm.com/news/onq/2021/09/22/qualcomm-cloud-ai-100-emerges-fastest-ai-inference-solution-world

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Energy Exascale Earth System Model Version 2 Promises Twice the Speed

October 18, 2021

The Energy Exascale Earth System Model (E3SM) is an ongoing Department of Energy (DOE) earth system modeling, simulation and prediction project aiming to “assert and maintain an international scientific leadership posi Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Royalty-free stock illustration ID: 1938746143

MosaicML, Led by Naveen Rao, Comes Out of Stealth Aiming to Ease Model Training

October 15, 2021

With more and more enterprises turning to AI for a myriad of tasks, companies quickly find out that training AI models is expensive, difficult and time-consuming. Finding a new approach to deal with those cascading challenges is the aim of a new startup, MosaicML, that just came out of stealth... Read more…

NSF Awards $11M to SDSC, MIT and Univ. of Oregon to Secure the Internet

October 14, 2021

From a security standpoint, the internet is a problem. The infrastructure developed decades ago has cracked, leaked and been patched up innumerable times, leaving vulnerabilities that are difficult to address due to cost Read more…

SC21 Announces Science and Beyond Plenary: the Intersection of Ethics and HPC

October 13, 2021

The Intersection of Ethics and HPC will be the guiding topic of SC21's Science & Beyond plenary, inspired by the event tagline of the same name. The evening event will be moderated by Daniel Reed with panelists Crist Read more…

AWS Solution Channel

Cost optimizing Ansys LS-Dyna on AWS

Organizations migrate their high performance computing (HPC) workloads from on-premises infrastructure to Amazon Web Services (AWS) for advantages such as high availability, elastic capacity, latest processors, storage, and networking technologies; Read more…

Quantum Workforce – NSTC Report Highlights Need for International Talent

October 13, 2021

Attracting and training the needed quantum workforce to fuel the ongoing quantum information sciences (QIS) revolution is a hot topic these days. Last week, the U.S. National Science and Technology Council issued a report – The Role of International Talent in Quantum Information Science... Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Royalty-free stock illustration ID: 1938746143

MosaicML, Led by Naveen Rao, Comes Out of Stealth Aiming to Ease Model Training

October 15, 2021

With more and more enterprises turning to AI for a myriad of tasks, companies quickly find out that training AI models is expensive, difficult and time-consuming. Finding a new approach to deal with those cascading challenges is the aim of a new startup, MosaicML, that just came out of stealth... Read more…

Quantum Workforce – NSTC Report Highlights Need for International Talent

October 13, 2021

Attracting and training the needed quantum workforce to fuel the ongoing quantum information sciences (QIS) revolution is a hot topic these days. Last week, the U.S. National Science and Technology Council issued a report – The Role of International Talent in Quantum Information Science... Read more…

Eni Returns to HPE for ‘HPC4’ Refresh via GreenLake

October 13, 2021

Italian energy company Eni is upgrading its HPC4 system with new gear from HPE that will be installed in Eni’s Green Data Center in Ferrera Erbognone (a provi Read more…

The Blueprint for the National Strategic Computing Reserve

October 12, 2021

Over the last year, the HPC community has been buzzing with the possibility of a National Strategic Computing Reserve (NSCR). An in-utero brainchild of the COVID-19 High-Performance Computing Consortium, an NSCR would serve as a Merchant Marine for urgent computing... Read more…

UCLA Researchers Report Largest Chiplet Design and Early Prototyping

October 12, 2021

What’s the best path forward for large-scale chip/system integration? Good question. Cerebras has set a high bar with its wafer scale engine 2 (WSE-2); it has 2.6 trillion transistors, including 850,000 cores, and was fabricated using TSMC’s 7nm process on a roughly 8” x 8” silicon footprint. Read more…

What’s Next for EuroHPC: an Interview with EuroHPC Exec. Dir. Anders Dam Jensen

October 7, 2021

One year after taking the post as executive director of the EuroHPC JU, Anders Dam Jensen reviews the project's accomplishments and details what's ahead as EuroHPC's operating period has now been extended out to the year 2027. Read more…

University of Bath Unveils Janus, an Azure-Based Cloud HPC Environment

October 6, 2021

The University of Bath is upgrading its HPC infrastructure, which it says “supports a growing and wide range of research activities across the University.” Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer... Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months... Read more…

US Closes in on Exascale: Frontier Installation Is Underway

September 29, 2021

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, held by Zoom this week (Sept. 29-30), it was revealed that the Frontier supercomputer is currently being installed at Oak Ridge National Laboratory in Oak Ridge, Tenn. The staff at the Oak Ridge Leadership... Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

Leading Solution Providers

Contributors

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make i Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire