Intel’s ‘Borealis’ Testbed Targets Exascale Readiness for Aurora Supercomputer

By Tiffany Trader

December 16, 2021

As Intel, HPE, and Argonne National Laboratory drive toward a 2022 delivery of the Aurora leadership-class supercomputer, HPCwire spoke with Dr. Robert Wisniewski, Intel Fellow: SuperCompute Software, Aurora technical lead and PI, to learn about Intel’s Borealis testbed for Aurora. Wisniewski also explains why he views High Bandwidth Memory as a game-changer for HPC.

HPCwire: What is Borealis? Give us the basics.

Wisniewski: Borealis is our testbed for evaluating, testing, and debugging the Aurora system and the new technologies going into it. It’s a two-rack mini-system, so it’s small compared to the 100+ racks we’ll have at Argonne – but it will have more compute power than many HPC centers, and we expect it to rank on the TOP500 when it’s completed.

It’s at our Jones Farm lab in Oregon and will remain there as a maintenance and support system after Aurora is installed at Argonne.

Rendering of the Aurora blade, showing two ‘Sapphire Rapids’ HBM CPUs and six Ponte Vecchio Xe-HPC GPUs

HPCwire: Does Borealis have the same system architecture and design as Aurora?

Yes, the two machines are purposely the same architecture and design.

HPCwire: What are the node and interconnect specs?

The node has eight HPE Slingshot 11 NICs; the interconnect is a Dragonfly topology utilizing HPE Slingshot networking.

HPCwire: Why is Borealis important? What is its value?

Wisniewski: Every vendor has some way of testing and debugging a new system, so the basic idea isn’t new. Borealis is critical because of the size and scale of the Aurora system, the number of new technologies, and the complexity of the software stack.

The value Borealis brings is to let us do as much of the debug and integration work early on, so that when we scale the system at Argonne, we’ve already tested the smaller-scale functional capability. Because we are using the machine and software stack now, it allows us to confirm that all the pieces of the complex software stack can be built, integrated, installed and executed well ahead of when we get to the critical and challenging work of installing and scaling the hardware. Having as much of that behind us will let us focus on the issues that only show up as you scale the system.

HPCwire: Talk about some of those challenges.

Wisniewski: When you start scaling the hardware and integrating the software, you inevitably see problems that are hard to find in a single-node or small-cluster configuration. There’s a lot of challenges to debugging at scale – there are many components that need to synchronize and scale together, and often those bugs induced by scaling and synchronization aren’t easy to reproduce reliably. It’s an invigorating but challenging exercise.

You find a couple classes of problems. One has to do with the sheer number of nodes and not specifically with the parallelism. They’re the ones our cloud customers also see. These are low probability bugs that don’t show up until you are running tens of thousands of nodes. These run the gamut and involve both hardware and software.

Another class involves obscure timing problems or timing window problems that happen if someone didn’t consider certain small, unlikely flows of execution across different nodes or unexpected interweaving of events or actions that are being taken across the different nodes. These problems don’t exclusively happen at scale, but often they only start manifesting themselves when you have enough nodes to really start testing things. You might eventually find them if you ran millions or billions of tests on a four-node system, but if you’re running on many nodes in parallel, you will encounter them quicker.

Then there’s a class of insidious problems that don’t manifest themselves until you get to scale and are really stressing the software stack or the hardware. These are often the harder ones to find. As a debugger, whether for hardware or software, you want a simple test case that’s isolated down to a small piece of code and that is reproducible, so you can run it again and try things out until you figure out what the problem is. If these problems only happen at scale, you need a lot more nodes to reproduce. Even then, it may not be clear where you should look for the problem. Is it across all the nodes? Or is it just one node that’s getting hung up? It can be difficult to reproduce when you need to get a lot of events or interactions at scale to stress it. So, you need to gather a lot of information, and it makes getting to the root of the problem really challenging. Those are the ones you hope you don’t have.

HPCwire: Will Borealis help with all three classes of problems?

Wisniewski: Yes. Borealis will certainly help with the first class of problems, where you just need to run the program over enough time. It will let us get a lot of CPU hours under us. Borealis will also be large enough that we would hope that over enough CPU hours, it would start showing us the low likelihood timing issues—the second class of problems. And the third class – if there’s something in there and we run enough cycles, hopefully we would come across it.

HPCwire: Will you do “big bang” integration on Borealis, or is it a step-wise process?

Wisniewski: Definitely step-wise. We’re starting with soft-tooled components and engineering samples on the hardware side and preliminary or open source versions of software. Month by month and quarter by quarter, as we approach delivery of the machine, Borealis becomes increasingly closer to the Aurora production environment, and the hardware and software will eventually mirror what we’ll deliver to Argonne.

HPCwire: Changing gears a bit – Intel made some significant announcements this year. Is there one that you’re especially excited about?

Wisniewski: We’re all excited about our next-generation Xeon Scalable processor, codenamed “Sapphire Rapids”, High-Bandwidth Memory (HBM) and DAOS.  In particular, I believe HBM will have a huge impact for exascale applications and many others.

Memory bandwidth is the biggest challenge we’re facing in scaling HPC applications. An increasing number of HPC applications, probably greater than 50 percent, are running into performance challenges and bottlenecks due to insufficient memory bandwidth. It’s the long pole in the performance tent.

HBM is an opportunity to significantly increase memory bandwidth, and that’s exciting. It’s going to be a huge win for seismic imaging, hydrodynamics, weather forecasting, neutron transport, and Monte Carlo particle transport codes, to name a few.

The Aurora supercomputer is an HPE EX supercomputer, procured by U.S. Department of Energy CORAL program, scheduled for delivery at Argonne National Laboratory in 2022. Intel is the prime contractor.

HPCwire: We know doctors take the Hippocratic Oath to do no harm. I’ve heard you talk about an analogous “oath” for people working in HPC. Can you share that with us?

Wisniewski: In software and supercomputing, we say software should never get in the way of hardware. You always want the schedules of these programs to be gated by how long it takes to get the hardware and get it installed. You want to do everything to the system software stack and applications that you can ahead of time.

Borealis is one aspect of that approach. Intel has all our engineering teams going full bore. HPE is firming up the software stack and the designs for racks, storage, and networking elements. Argonne is building its new facility to house Aurora and helping researchers and scientists get their codes ready to go, and Intel is providing early technologies and access for Argonne’s development testbed and for early science by DOE and ECP users. We’re all laser-focused on having everything in place removed to do significant science on day one.

HPCwire: And do people still bring you PEZ dispensers?

Wisniewski: I started carrying a PEZ dispenser a few years ago as a reminder of the Peta-Exa-Zetta continuum. People were talking about exascale as if it’s the end, but it really just represents a point in the continuum. We need to do our exascale work with an eye toward the future and think about how we’re going to scale another 10, 100, or 1000 times. People do still bring me PEZ dispensers – I’ve got one that’s two feet high in my office right now! And I do think we’ll get to zettascale computing.

Header image: The images on the cabinet panels of Borealis represent the Early Science Projects that are preparing to run on Aurora.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire