NCSA’s Bill Gropp Digs into MPI – Past, Present, and Future

By John Russell

May 18, 2023

If you work in scientific computing, MPI (message passing interface) is likely a part of your life. It may be hidden underneath the applications you run or you may wrangle with it yourself to drive parallel compute efforts. Few people know MPI better than Bill Gropp, the director of the National Center for Supercomputing Applications and one of a dedicated cadre of early developers who created MPI.

It’s been 29 years since the first MPI version was released and the manual has grown to more than 1,000 pages. In a fast-paced, substantive talk yesterday as part of Dell Technologies HPC Community events (this one online), Gropp reviewed MPI’s roots, heyday, and dug into how MPI needs to evolve to catch up with modern heterogeneous architecture.

Dr. William “Bill” Gropp

“The thing to remember is that before MPI, which is now 29 years old, there was really chaos. There were a lot of different systems for programming these distributed-memory parallel machines,” said Gropp. “They had similar names for similar functions, but they weren’t identical. They even had somewhat different semantics. And this was happening about the same time as essentially the microprocessor took over – the famous Attack of the Killer Micros.”

“It was also an important time because it was when Moore’s law and Dennard scaling, which is what actually drove the increases in performance, happened. That gave a tremendous amount of architectural stability. So systems got faster, every 18 months, the usual sort of doubling, [and] you didn’t have to do very much. The advances in the semiconductor technology just sort of gave you that for free. That provided both stable hardware and software environments even though quantitatively the speeds increased exponentially, pretty much once you wrote a code, it would continue to just run faster,” he recalled.

Not so much today. The rise of heterogeneous architecture and the death/slowdown of Moore’s law have changed the game. Presented here are a handful of Gropp’s slides and comments (lightly edited) but his brief (~35ish) minute presentation is well worth a watch. (link to video)

Dealing with New Challenges

“What we’ve seen since the end of Dennard scaling, which was ~2005-2006 depending on you look at it, [is that] to continue to get performance we’ve had to do innovation in the architecture and that innovation has gone in a number of different directions. It’s led to much more complex node designs. So I put up a couple [slides] here (see below). The key here is that a lot of the particularly high-end nodes take advantage of GPUs. But even when they don’t – you could argue that Fugaku nodes don’t use GPUs but they have very powerful, specialized vector extensions. So while it’s integrated into this same processor, it’s actually still a separate way of getting performance. We even see that on the regular CPU nodes. If you look at applications, a lot of applications struggle to take advantage of even the existing vector instructions,” said Gropp.

“One of the things that I’ve heard people say is that well, people didn’t really expect the nodes to go in a direction like this,” said Gropp. “That’s really not true. I was part of a study that was conducted around 2012, for NASA, looking at computational fluid dynamics and 2030. And here are predictions that we made. It was published in 2014. I won’t go through these in detail, but if you look at it (slide below), it’s actually not too far off of where we ended up being, particularly if you generalize that processor to include the GPU. I will say what did we miss is, along with a lot of people, we were expecting tighter integration. In fact, what we were expecting was a much tighter integration, something that looked more like a Fugaku node than the kinds of nodes that we get. Still this is really pretty close to where we are in 2023.”

 

MPI’s Simplicity and Completeness

There’s no arguing with MPI’s success throughout HPC. Gropp weighed in on why that is the case.

“Why MPI was successful? I think it’s important to recognize that it simultaneously addresses a number of issues. Phase one was portability, but also the performance, simplicity and symmetry. The initial MPI wasn’t a huge number of functions, but it was also a fairly complete set. So why is that important? That means as you’re developing your application, you don’t suddenly run into a place where you have to change to a different approach because you’ve run out of the piece that you need. The modularity, composability and completeness, those were important because they helped enable the development of software libraries built on top of MPI,” said Gropp.

“Let me focus just a little bit on the performance versus productivity. This is an issue that is often brought up as a challenging problem with MPI. MPI really gives you those tools for achieving performance. In large part, it does that by not getting in the way of locality management, managing where memory is, how you access it, and so forth. But that’s exactly the thing that makes MPI, in some ways, difficult to program,” he noted.

“What we found is that, while it’s a problem and can be a challenge from a productivity standpoint, to manage locality, the one thing that you can do to make it even harder is to try to hide that from the performance user and make it so that they don’t have any direct tools to manage locality. So that is, in fact, sort of simultaneously one of the weaknesses of MPI – you have to manage locality – but it’s a strength because it gives you the tools to manage it, which many other systems do not and depend on, effectively magic in the compiler and the runtime and so forth.”

While MPI proved enormously useful, it has clearly aged. The rise of POSIX for example has never been optimum for MPI. That said it is used in some surprising places.

Gropp noted, “I do want to mention that MPI is used in places beyond the sort of usual suspects of fluid dynamics or material science and so forth. So, there’s a nice blog posting from OpenAI about how they train their large language models. And I included this quote here (below) that says that their biggest jobs run MPI, interestingly enough, for people who followed some of the discussions about fault tolerance and MPI, they used a very classic HPC approach, which is a checkpoint restart. Now, whether that’s whether one could do better with a more fault tolerant approach is another discussion we could be having. But I did find this interesting that MPI is very successful in some of these really challenging large-scale new applications in AI.”

What Changes are Needed Now?

Gropp didn’t shy away from MPI future challenges.

“I think there’s two broad categories of these. There are the intranode considerations. So, as I mentioned, the nodes are getting more and more complicated. We’re getting new memory architectures. SMPs are…with larger, larger numbers of cores, even with multiple coherence domains or possibly regions of increased performance. So, in NUMA zone inside of a processor, you’ve got the accelerators. It is possible – and I’ve argued for this in some cases – to use MPI… We still use an MPI everywhere model will take advantage of some features, but that is becoming increasingly sort of tortured. There are optimizations that are being missed, for example, if you do MPI everywhere, the MPI internals have to be duplicated. And that adds extra overhead, extra memory traffic, all things that can suck performance,” said Gropp.

“You’ve also got internode considerations, particularly as we get increasingly capable networks that can do various kinds of remote direct memory access. Also, more sophisticated operations, including remote atomics and message passing, and so forth. There are some interesting questions here about the some of the model that MPI provides for this. For example, there’s guarantees about ordering, which some applications don’t need and enforcing those, again, adds extra overhead, particularly latency. So, as we look at this sort of high and low level, we need to be thinking about how we deal with the change in the node architectures and the new kinds of memory systems, memory models that we have now. There was a time, initially, when MPI was defined, when some of us that are old enough will remember segmented memory architectures, and MPI was designed to support that.

“As I mentioned in answer to that earlier question, there is really an increasing need to do things to help the strong scaling case because that’s becoming a bottleneck for a lot of applications where you can’t just simply keep making the application larger so that you can keep your flop rates up; you’ve got to fixed problem size, and so forth. SMPs are also encouraging the use of threads on MPI performance and that area has been a challenge. Some of that is the semantics that seemed like a good idea at that time, but in fact, have impacts that you might not think, and there’s also new ideas in how we build these codes,” said Gropp.

“MPI really does need to adapt to this innovation in architectures,” continued Gropp. “One of the things that has succeeded and it was part of the initial design is MPI+X, where that X might be OpenMP, it might be OpenACC, it might be CUDA, it might be OneAPI, and so forth. We can hide some of this from the user, but some of this will require some work from the user.” Yes, that means algorithm change, said Gropp.

For such a brief talk, Gropp packed in a great deal of material (kudos to Dell for organizing the event). It’s worth a watch.

Link to Dell Technologies HPC Community events: https://dellhpc.org/events

Slides courtesy of Bill Gropp.

Brief Gropp Bio

Gropp received his bachelor’s degree in Mathematics from Case Western Reserve University, a master’s in Physics from the University of Washington and completed his Ph.D. in Computer Science at Stanford University. He joined the University of Illinois in 2007 as the Paul and Cynthia Saylor Professor in the Department of Computer Science. From 2008 to 2014, he was the deputy director for research for the Institute of Advanced Computing Applications and Technologies at NCSA.

In 2011, Gropp became the founding director of the Parallel Computing Institute, a unit within the College of Engineering. In 2013, he was the first person to be selected for the Thomas M. Siebel Chair in Computer Science, a professorship position established by the famous Siebel Systems founder and UIUC alumnus. In 2016, he was appointed as acting director of NCSA, officially becoming director in 2017.

Gropp helped create the Message Passing Interface (MPI) and the Portable, Extensible Toolkit for Scientific Computation (PETSc) with the team receiving an R&D 100 Award in 2009 as well as another R&D 100 award for MPICH, a freely available, portable implementation of MPI.

Gropp is a Fellow of the American Association for the Advancement of Science (AAAS), the Association for Computing Machinery (ACM), the Institute of Electrical and Electronics Engineers (IEEE) and the Society for Industrial and Applied Mathematics (SIAM) as well as an elected member of the National Academy of Engineering. He was the 2022 President of the IEEE Computer Society, the largest society within IEEE. He is also a member of the Executive Committee of the Computing Community Consortium.

BONUS SLIDES

 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire