Saddling Phi for TACC’s Stampede

By Nicole Hemsoth

May 17, 2013

The Xeon Phi coprocessor might be the new kid on the high performance block, but among all first-rate kickers of Intel’s new tires, the Texas Advanced Computing Center (TACC) got the first real jab with its top ten Stampede system.

Even before the completion of the 6,400-node Dell-built hybrid, the team was able to work with the Knight’s Ferry early platform development, eventually plugging in Knight’s Corner parts last October. Since then, they’ve pushed their 6,880 Phi coprocessors to new programming and performance limits against the flanks of both their Sandy Bridge and NVIDIA GPU capabilities.

One of the practical challenges of experimenting with mixed architectures at a major research center is that there are many users with a broad range of applications. Many of the users are scientists—but not of the computing variety. When Stampede kicked up its first dust at the beginning of the year, it supported more than 600 scientific and engineering projects from over 1,000 researchers. This meant a switch to a new system–and a new learning curve, even if it was offset by some x86 comfort.

On the Phi front, the porting of so many users’ code was relatively simple, which was beneficial in terms of getting up and running, but there’s far more to the story past the pure port. According to TACC Director of Scientific Applications, Dr. Karl Schulz, getting code clicked over to Phi is the relatively easy part (unless they’re reliant on a large number of third party libraries). It’s getting the code optimized that’s the real challenge.

To put this in perspective, with 61 active cores, each supporting four threads, users are looking at 240 threads that the kernel has to scale across. Schulz says what they have to keep reminding users is that if they have a program, say an OpenMP application, and it doesn’t scale well on Sandy Bridge, it’s not going to just miraculously scale on Phi. It may sound simple, but optimization is where the hidden difficulty (ultimate value) lies. Just as with other architectures and GPUs, the real performance can only be met through the same optimization process that supports accelerator performance.

“You can port easily, but the things you do in CUDA to vectorize your code still have to be done for Phi,” he explained. “if you don’t vectorize on MIC, you’re not going to get the insane performance you were hoping for. You have to have well-vectorized code, you still have to think about affinity and processor placement, and you still have to have a kernel that supports high degrees of parallelism.”

Following the emphasis on optimization, Schulz and team came up with a simple, but surprising finding. When users took the time to optimize for Phi thoroughly, they regularly found that they were getting far better performance out of the Sandy Bridge side—meaning that there has been some floating point scrap left on the table that the MIC optimization effort sniffed out.

On the “easy” part of the port-to-Phi equation, Schulz notes that the hype around the ease of moving code to the coprocessor is hard to argue with. “You can just fundamentally compile Fortran code if you want…So in the case of full native offload, for instance, assuming you don’t have a lot of third party library requirements, you take your code, compile the whole thing, and run it on Phi—even completely ignoring Sandy Bridge (in our case) or Ivy Bridge.” He points to a case where his team took a million-line Fortran code and demonstrated this. In short, he says that if code already has reasonably good threaded scaling performance, users can expect reasonably good performance.

There are some other unique programming tales that are being spun on Phi as well. He says the CUDA folks at TACC that have solid experience with GPUs can’t port their code to CUDA directly, of course, but they have already gone through their code to target the parts that GPUs kill on, and these also tend to do well on Phi. For these users, all they need to do is take their CUDA code, write it back to C (even though chances are it’s already in C anyway) and they’re ready to roll with Phi pretty quickly with, again, what Schulz says is “reasonably good performance.”

The most interesting element of programming for Phi that they’re probing at TACC is a different model altogether—it’s not offload or native. Members of his team are essentially working on doing MPI between the host and the MICs. So in theory, if there was an app with the flexibility to support domains that aren’t of equal size (and usually there’s the assumption of equal capability), users spend a lot of time trying to decompose their geometries into equal domains, then farm those out to all the processors. But in the scenario where someone wants to run a part on the Xeon and part on the Phi, the two obviously won’t run at the same speeds. Not just that, the serial portions are going to run much slower on Phi but the things that are vectorized will be be faster. The point is, for those who have the capability to do domain decomposition in a fairly general way, there will be more ease in taking advantage of all the performance possibilities.

With many processors and programming a port away, more experienced users have been able to run micro-benchmarks on their code. While it’s too early give a concrete reference to compare approaches, Schulz says that there are some apps that are a big win for Phi, some where it’s modest (if at all) and in other cases, there are rather dramatic slowdowns—the same of which can be said for any accelerator.

On that note, Schulz says that the need for hybrid programming now is great—but he expects it to be a necessity going forward, especially in the era he predicts will see systems much like TACC’s new beauty that require teaching some old code new tricks.

Schulz did a rather remarkable presentation on the finer points of the TACC system–from the file system to unique cabling with his wife’s hairbands-this is worth a look.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire