BSC Coordinates Development of RISC-V ‘Lagarto’ Processor

January 6, 2020

Jan. 6, 2019 — Lagarto, which is built with TSMC’s 65-nanometer transistors, is the first open source instruction set architecture (ISA) chip developed in Spain, coordinated by the Barcelona Supercomputing Center (BSC). The chip, which has performed better results than expected, is a key step in the center’s strategy to become a benchmark in the open source hardware technologies’ field developed in Europe.

Image courtesy of BSC

Lagarto is an important step in the search of the BSC, led by the center’s director, Mateo Valero, to develop European computing technology. This project is based on the premise that the instruction set of the future processors must be open source to ensure transparency and minimize dependence. ISAs constitute the basic set of machine language instructions that a processor can understand and execute and is, therefore, the meeting point between software and hardware. The fact that they are open is intended to circumvent the possibility of chips incorporating backdoors or instructions that may be detrimental to the security or privacy of users.

Open source hardware is a possibility that has emerged in recent years and has the potential to be as disruptive as Linux was once, an open source software paradigm. If Linux managed to lessen the dependence of users in large companies providing software and software applications, it is envisioned that hardware based on ISAs open source can do the same in their own field.

“Lagarto is the first chip with ISA open source developed in Spain and is an embryo of what the BSC intends the European processor to be. The objective of the project was to show that the BSC, which is firmly committed to the development of a processor “made in Europe” is able to create these technologies, and we have succeeded indeed”, stresses Mateo Valero.

A large team

The initial design of Lagarto comes from the Centro de Investigación en Computación of the Mexican IPN, a center with which the BSC has maintained a close collaboration for years.

Based on an initial academic design, a team of 30 researchers from the IPN itself, the BSC, the Centro Nacional de Microelectrónica of the CSIC and the Computer Architecture (DAC) and Electronic Engineering Departments of the UPC have worked for nearly two years to manufacture an open ISA RISC-V processor.

The team has been coordinated by Miquel Moretó, head of the Runtime Aware Architectures group of the BSC and researcher Ramón y Cajal of the DAC, and has produced results superior to those expected.

Project Timeline

At the beginning of 2018, the BSC, in collaboration with the Mexican center CIC-IPN, redesigned the initial Lagarto segmented processor, which was based on a MIPS architecture, to convert it into a RISC-V architecture, the open source ISA chosen by the BSC for its chip projects with open architectures, and added to the initial design several modules necessary to turn it into an operational design.

In September of the same year, with the completed and tested design based on simulations, the two centers began a collaboration with the Department of Electronic Engineering at the School of Telecommunications Engineering of Barcelona of the UPC and the Centro Nacional de Microelectrónica of the CSIC to carry out the synthesis part of the project (convert the simulated models into designs based on interconnected hardware components and oriented to their materialization) and their physical design (convert those descriptions to the corresponding geometric drawings of the masks necessary for their manufacture as an integrated circuit or chip) The objective of these phases was to move from digital models or designs to their physical materialization through the corresponding semiconductor technologies, in this case TSMC 65 nanometers.

In May 2019, the final design was sent to EUROPRACTICE, a platform created by the European Commission to boost the development of intelligent integrated systems with microelectronic technologies, and this fall 100 “Lagartos” arrived in Barcelona, where the testing process began.

Lagarto is an embryo of what the BSC intends the European processor to be. The BSC plans to create open source chips developed in Europe and suitable for high-performance computing, Internet of Things and other domains, continue with other projects such as the exascale experimental platform associated with MareNostrum 5 (MEEP), which will begin its work in January, the European Laboratory of Open Computing Architectures (LOCA) and the DRAC project, among others.

The participants in this project are very satisfied with the obtained results, as listed below:

“The usual thing is to make a chip several times before it works properly. In the case of Lagarto, not only has it worked at the very first, but it is capable of correctly running numerical calculation applications,” said Miquel Moretó, project coordinator.

“We are very proud of the original design the Mexican IPN has developed together with BSC, CNM and UPC to be manufactured in the TSMC’s 65-nanometer technology,” said Marco A. Ramírez, director of the CIC-IPN. “This demonstrates the viability of this project and predicts a very promising future for all the institutions working on it.”

“The achievement of this first milestone gives the team confidence to address the following challenges that will allow new features to be incorporated into the next chips to be designed,” said Francesc Moll, UPC professor.

“In order for the development of open hardware based on these new RISC-V architectures to be strengthened, it requires the necessary synergies of the prodigious circle ‘Research-Training-Innovation’ as an engine to facilitate a collaborative and joint evolution of the entire ecosystem,” said Lluís Terés, of the CNM (CSIC) and coordinator of the research network Red-RISCV. “Thus, a sustained, sustainable, cooperative and open progress is guaranteed.”


Source: Barcelona Supercomputing Center

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Nvidia Touts Strong Results on Financial Services Inference Benchmark

February 3, 2023

The next-gen Hopper family may be on its way, but that isn’t stopping Nvidia’s popular A100 GPU from leading another benchmark on its way out. This time, it’s the STAC-ML inference benchmark, produced by the Securi Read more…

Quantum Computing Firm Rigetti Faces Delisting

February 3, 2023

Quantum computing companies are seeing their market caps crumble as investors patiently await out the winner-take-all approach to technology development. Quantum computing firms such as Rigetti Computing, IonQ and D-Wave went public through mergers with blank-check companies in the last two years, with valuations at the time of well over $1 billion. Now the market capitalization of these companies are less than half... Read more…

US and India Strengthen HPC, Quantum Ties Amid Tech Tension with China

February 2, 2023

Last May, the United States and India announced the “Initiative on Critical and Emerging Technology” (iCET), aimed at expanding the countries’ partnerships in strategic technologies and defense industries across th Read more…

Pittsburgh Supercomputing Enables Transparent Medicare Outcome AI

February 2, 2023

Medical applications of AI are replete with promise, but stymied by opacity: with lives on the line, concerns over AI models’ often-inscrutable reasoning – and as a result, possible biases embedded in those models Read more…

Europe’s LUMI Supercomputer Has Officially Been Accepted

February 1, 2023

“LUMI is officially here!” proclaimed the headline of a blog post written by Pekka Manninen, director of science and technology for CSC, Finland’s state-owned IT center. The EuroHPC-organized supercomputer’s most Read more…

AWS Solution Channel

Shutterstock 2069893598

Cost-effective and accurate genomics analysis with Sentieon on AWS

This blog post was contributed by Don Freed, Senior Bioinformatics Scientist, and Brendan Gallagher, Head of Business Development at Sentieon; and Olivia Choudhury, PhD, Senior Partner Solutions Architect, Sujaya Srinivasan, Genomics Solutions Architect, and Aniket Deshpande, Senior Specialist, HPC HCLS at AWS. Read more…

Microsoft/NVIDIA Solution Channel

Shutterstock 1453953692

Microsoft and NVIDIA Experts Talk AI Infrastructure

As AI emerges as a crucial tool in so many sectors, it’s clear that the need for optimized AI infrastructure is growing. Going beyond just GPU-based clusters, cloud infrastructure that provides low-latency, high-bandwidth interconnects and high-performance storage can help organizations handle AI workloads more efficiently and produce faster results. Read more…

Intel’s Gaudi3 AI Chip Survives Axe, Successor May Combine with GPUs

February 1, 2023

Intel's paring projects and products amid financial struggles, but AI products are taking on a major role as the company tweaks its chip roadmap to account for more computing specifically targeted at artificial intellige Read more…

Quantum Computing Firm Rigetti Faces Delisting

February 3, 2023

Quantum computing companies are seeing their market caps crumble as investors patiently await out the winner-take-all approach to technology development. Quantum computing firms such as Rigetti Computing, IonQ and D-Wave went public through mergers with blank-check companies in the last two years, with valuations at the time of well over $1 billion. Now the market capitalization of these companies are less than half... Read more…

US and India Strengthen HPC, Quantum Ties Amid Tech Tension with China

February 2, 2023

Last May, the United States and India announced the “Initiative on Critical and Emerging Technology” (iCET), aimed at expanding the countries’ partnership Read more…

Intel’s Gaudi3 AI Chip Survives Axe, Successor May Combine with GPUs

February 1, 2023

Intel's paring projects and products amid financial struggles, but AI products are taking on a major role as the company tweaks its chip roadmap to account for Read more…

Roadmap for Building a US National AI Research Resource Released

January 31, 2023

Last week the National AI Research Resource (NAIRR) Task Force released its final report and roadmap for building a national AI infrastructure to include comput Read more…

PFAS Regulations, 3M Exit to Impact Two-Phase Cooling in HPC

January 27, 2023

Per- and polyfluoroalkyl substances (PFAS), known as “forever chemicals,” pose a number of health risks to humans, with more suspected but not yet confirmed Read more…

Multiverse, Pasqal, and Crédit Agricole Tout Progress Using Quantum Computing in FS

January 26, 2023

Europe-based quantum computing pioneers Multiverse Computing and Pasqal, and global bank Crédit Agricole CIB today announced successful conclusion of a 1.5-yea Read more…

Critics Don’t Want Politicians Deciding the Future of Semiconductors

January 26, 2023

The future of the semiconductor industry was partially being decided last week by a mix of politicians, policy hawks and chip industry executives jockeying for Read more…

Riken Plans ‘Virtual Fugaku’ on AWS

January 26, 2023

The development of a national flagship supercomputer aimed at exascale computing continues to be a heated competition, especially in the United States, the Euro Read more…

Leading Solution Providers

Contributors

SC22 Booth Videos

AMD @ SC22
Altair @ SC22
AWS @ SC22
Ayar Labs @ SC22
CoolIT @ SC22
Cornelis Networks @ SC22
DDN @ SC22
Dell Technologies @ SC22
HPE @ SC22
Intel @ SC22
Intelligent Light @ SC22
Lancium @ SC22
Lenovo @ SC22
Microsoft and NVIDIA @ SC22
One Stop Systems @ SC22
Penguin Solutions @ SC22
QCT @ SC22
Supermicro @ SC22
Tuxera @ SC22
Tyan Computer @ SC22
  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire