BSC Working Towards First Completely Open Source European Full-Stack Ecosystem Based on New RISC-V CPU

April 19, 2021

April 19, 2021 — BSC researchers lead eProcessor, a project that will create a 100% European out-of-order (OoO) RISC-V core to produce new embedded High Performance Computing (HPC) products entirely based in Europe.

BSC will coordinate the eProcessor (European, extendable, energy-efficient, energetic, embedded, extensible, Processor Ecosystem) project contributing its experience on hardware design, FPGA emulation, benchmarking, and system simulation tools. More specifically, it will contribute to:

  • The design of an energy-efficient, high-performance OoO RISC-V core, which will be implemented as a single-core and dual-core ASICs with off-chip coherent link.
  • The design of a RISC-V vector accelerator for HPC workloads for the project’s case studies, exploring different implementations optimized for energy efficiency using a variety of mixed and low-precision data types.
  • Explore both traditional HPC workloads as well as emerging High Performance Data Analytics (HPDA) workloads such as Artificial Intelligence (AI) and bioinformatics applications

The eProcessor project consortium is composed of the Barcelona Supercomputing Center, Chalmers University of TechnologyFoundation for Research and Technology- HellasUniversita degli Studi di Roma La SapienzaCortusChristmann InformationstechnikUniversität BielefeldExtoll GmbHThales, and Exapsys.

The project aims to build a new open source OoO processor, and its objective is to deliver the first completely open source European full-stack ecosystem based on this new RISC-V CPU. The technology will be extendable (open source), energy efficient (low power), extreme-scale (high performance), suitable for uses in HPC and embedded applications, and extensible (easy to add on-chip and/or off-chip components).

eProcessor combines cutting edge research, utilizing SW/HW co-design to achieve sustained processor and system performance for sparse and mixed-precision HPC and HPDA workloads by combining a high performance low power architecture with low-power circuit techniques, in an OoO processor core with novel, adaptive on-chip memory structures, and on-chip memory management, as well as fault tolerance features. These software-hardware co-design solutions span the full stack from applications to runtimes, tools, Operating system (OS), and the CPU and accelerators.

Figure 1. eProcessor open source full-stack computing ecosystem

As shown in the figure above, the technology developed in the ecosystem includes:

  • Traditional HPC applications for scientific computing problems that use solvers based on linear algebra and numerical methods with dense and sparse data structures from the NAS benchmark suite and others.
  • HPDA-AI applications with real use cases built on top of the European Distributed Deep Learning Library (EDDLL), which will impact critical areas, ranging from precision medicine to image recognition.
  • HPDA-Bioinformatics applications that focus on high-performance genomic processing pipelines, sequence alignment, and pattern matching.
  • Runtimes and compilers that support the HPC, and HPDA domains at the system software layer by targeting the main programming frameworks used in these domains, such as OpenMP for HPC, Spark for HPDA– Bioinformatics, and Tensorflow for HPDA-AI.
  • Performance and optimization tools that provide application insight to help extract the most performance and efficiency present in these HPC and HPDA applications.
  • An OS that will use and extend an existing open source Linux platform. An important goal will be to minimize overheads and provide consistent noise-free execution.
  • Explore options for on-chip functional units, on-chip coprocessors, and off-chip accelerators targeting vector accelerators and functional units for traditional HPC applications and emerging HPDA applications.
  • Enable an on-chip coherent multicore SoC, as well as an off-chip coherent link for processors or accelerators.
  • Two silicon tapeouts: A single core and multicore implementation of an open source OoO RISC-V CPU.
  • In collaboration with the MareNostrum Experimental Exascale Platform (MEEP) project, FPGA emulation that will be used to enable early software development and pre-silicon validation.
  • Extending the LEGaTO Project’s infrastructure by producing a LEGaTO-compatible eProcessor CPU PCB.

“The eProcessor project is developing a new OoO RISC-V CPU and will be leveraging and extending the work done in multiple European projects. By doing so, eProcessor can achieve a Technical Readiness Level (TRL) of between 5-7. Furthermore, working with our industrial partners provides a direct path to commercialization. Achieving the goals of eProcesor can only be done with a combination of SW simulation, HW emulation using FPGAs, and real ASIC prototypes that demonstrate the hardware and software’s full-stack feasibility. All these efforts translate into the first step of many that are required to build a vibrant open software and hardware ecosystem in Europe” states John D. Davis, Director of the Laboratory for Open Computer Architecture at BSC.

About eProcessor

The eProcessor project will address the HPC and HPDA domains and contribute to the realization of European exascale system architectures by (a) developing open source “made-in-EU” hardware and software technologies; (b) facilitating a large FPGA emulation system to quickly answer “what-if” research questions and perform performance explorations for future systems, and (c) implementing European hardware components in ASICs to offer silicon-proven IPs.

The project supports the objective of EuroHPC JU to develop innovative supercomputing technologies and applications to underpin a world-class European HPC ecosystem as well as its aim to improve quality of life, advance science, boost industrial competitiveness, and ensure Europe’s technological autonomy.

About RISC-V

RISC-V is a free and open ISA enabling a new era of processor innovation through open standard collaboration. The RISC-V ISA delivers a new level of free, extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation.

BSC is a member of the RISC-V International and organized the official RISC-V Workshop in May 2018. Moreover, John D. Davis, the Director of the Laboratory for Open Computer Architecture at BSC, is the Chair of the RISC-V International Special Interest Group on High-Performance Computing (SIG-HPC). As such, he also participates in the RISC-V Technical Steering Committee (TSC). Many other partners in eProcessor are also members of RISC-V International.

About EuroHPC

The European High Performance Computing Joint Undertaking (EuroHPC) launches calls for proposals to fund research and innovation activities that will help Europe remain globally competitive in supercomputing.

The mission of the EuroHPC JU is to develop, deploy, extend and maintain an integrated world-class supercomputing and data infrastructure in the European Union (EU) and develop and support a highly competitive and innovative HPC ecosystem.

The EuroHPC JU aims at equipping the EU by early 2021 with an infrastructure of petascale (capable of at least 1015 calculations per second) and precursor to exascale supercomputers (capable of at least 1018calculations per second), and developing the necessary technologies and applications for reaching full exascale capabilities around 2022 / 2023.

The eProcessor project has received funding from the European High-Performance Computing Joint Undertaking (JU) under grant agreement No 956702. The JU receives support from the European Union’s Horizon 2020 research and innovation programme and Spain, Sweden, Greece, Italy, France, and Germany.


Source: BSC

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

With New Owner and New Roadmap, an Independent Omni-Path Is Staging a Comeback

July 23, 2021

Put on a shelf by Intel in 2019, Omni-Path faced a uncertain future, but under new custodian Cornelis Networks, OmniPath is looking to make a comeback as an independent high-performance interconnect solution. A "significant refresh" – called Omni-Path Express – is coming later this year according to the company. Cornelis Networks formed last September as a spinout of Intel's Omni-Path division. Read more…

PEARC21 Panel Reviews Eight New NSF-Funded HPC Systems Debuting in 2021

July 23, 2021

Over the past few years, the NSF has funded a number of HPC systems to further supply the open research community with computational resources to meet that community’s changing and expanding needs. A review of these systems at the PEARC21 conference (July 19-22) highlighted... Read more…

Chameleon’s HPC Testbed Sharpens Its Edge, Presses ‘Replay’

July 22, 2021

“One way of saying what I do for a living is to say that I develop scientific instruments,” said Kate Keahey, a senior fellow at the University of Chicago and a computer scientist at Argonne National Laboratory, as s Read more…

PEARC21 Plenary Session: AI for Innovative Social Work

July 21, 2021

AI analysis of social media poses a double-edged sword for social work and addressing the needs of at-risk youths, said Desmond Upton Patton, senior associate dean, Innovation and Academic Affairs, Columbia University. S Read more…

Summer Reading: “High-Performance Computing Is at an Inflection Point”

July 21, 2021

At last month’s 11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART), a group of researchers led by Martin Schulz of the Leibniz Supercomputing Center (Munich) presented a “position paper” in which they argue HPC architectural landscape... Read more…

AWS Solution Channel

Accelerate innovation in healthcare and life sciences with AWS HPC

With Amazon Web Services, researchers can access purpose-built HPC tools and services along with scientific and technical expertise to accelerate the pace of discovery. Whether you are sequencing the human genome, using AI/ML for disease detection or running molecular dynamics simulations to develop lifesaving drugs, AWS has the infrastructure you need to run your HPC workloads. Read more…

PEARC21 Panel: Wafer-Scale-Engine Technology Accelerates Machine Learning, HPC

July 21, 2021

Early use of Cerebras’ CS-1 server and wafer-scale engine (WSE) has demonstrated promising acceleration of machine-learning algorithms, according to participants in the Scientific Research Enabled by CS-1 Systems panel Read more…

With New Owner and New Roadmap, an Independent Omni-Path Is Staging a Comeback

July 23, 2021

Put on a shelf by Intel in 2019, Omni-Path faced a uncertain future, but under new custodian Cornelis Networks, OmniPath is looking to make a comeback as an independent high-performance interconnect solution. A "significant refresh" – called Omni-Path Express – is coming later this year according to the company. Cornelis Networks formed last September as a spinout of Intel's Omni-Path division. Read more…

Chameleon’s HPC Testbed Sharpens Its Edge, Presses ‘Replay’

July 22, 2021

“One way of saying what I do for a living is to say that I develop scientific instruments,” said Kate Keahey, a senior fellow at the University of Chicago a Read more…

Summer Reading: “High-Performance Computing Is at an Inflection Point”

July 21, 2021

At last month’s 11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART), a group of researchers led by Martin Schulz of the Leibniz Supercomputing Center (Munich) presented a “position paper” in which they argue HPC architectural landscape... Read more…

PEARC21 Panel: Wafer-Scale-Engine Technology Accelerates Machine Learning, HPC

July 21, 2021

Early use of Cerebras’ CS-1 server and wafer-scale engine (WSE) has demonstrated promising acceleration of machine-learning algorithms, according to participa Read more…

15 Years Later, the Green500 Continues Its Push for Energy Efficiency as a First-Order Concern in HPC

July 15, 2021

The Green500 list, which ranks the most energy-efficient supercomputers in the world, has virtually always faced an uphill battle. As Wu Feng – custodian of the Green500 list and an associate professor at Virginia Tech – tells it, “noone" cared about energy efficiency in the early 2000s, when the seeds... Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

ExaWind Prepares for New Architectures, Bigger Simulations

July 10, 2021

The ExaWind project describes itself in terms of terms like wake formation, turbine-turbine interaction and blade-boundary-layer dynamics, but the pitch to the Read more…

AMD Chipmaker TSMC to Use AMD Chips for Chipmaking

May 8, 2021

TSMC has tapped AMD to support its major manufacturing and R&D workloads. AMD will provide its Epyc Rome 7702P CPUs – with 64 cores operating at a base cl Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

Berkeley Lab Debuts Perlmutter, World’s Fastest AI Supercomputer

May 27, 2021

A ribbon-cutting ceremony held virtually at Berkeley Lab's National Energy Research Scientific Computing Center (NERSC) today marked the official launch of Perlmutter – aka NERSC-9 – the GPU-accelerated supercomputer built by HPE in partnership with Nvidia and AMD. Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer called Dojo to process truly vast amounts of video data. It’s a beast! … A truly useful exaflop at de facto FP32.” Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months after Red Hat deprecated its support for the widely popular, free CentOS server operating system. The Rocky Linux development effort... Read more…

CERN Is Betting Big on Exascale

April 1, 2021

The European Organization for Nuclear Research (CERN) involves 23 countries, 15,000 researchers, billions of dollars a year, and the biggest machine in the worl Read more…

Iran Gains HPC Capabilities with Launch of ‘Simorgh’ Supercomputer

May 18, 2021

Iran is said to be developing domestic supercomputing technology to advance the processing of scientific, economic, political and military data, and to strengthen the nation’s position in the age of AI and big data. On Sunday, Iran unveiled the Simorgh supercomputer, which will deliver.... Read more…

Leading Solution Providers

Contributors

HPE Launches Storage Line Loaded with IBM’s Spectrum Scale File System

April 6, 2021

HPE today launched a new family of storage solutions bundled with IBM’s Spectrum Scale Erasure Code Edition parallel file system (description below) and featu Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

GTC21: Nvidia Launches cuQuantum; Dips a Toe in Quantum Computing

April 13, 2021

Yesterday Nvidia officially dipped a toe into quantum computing with the launch of cuQuantum SDK, a development platform for simulating quantum circuits on GPU-accelerated systems. As Nvidia CEO Jensen Huang emphasized in his keynote, Nvidia doesn’t plan to build... Read more…

Microsoft to Provide World’s Most Powerful Weather & Climate Supercomputer for UK’s Met Office

April 22, 2021

More than 14 months ago, the UK government announced plans to invest £1.2 billion ($1.56 billion) into weather and climate supercomputing, including procuremen Read more…

Q&A with Jim Keller, CTO of Tenstorrent, and an HPCwire Person to Watch in 2021

April 22, 2021

As part of our HPCwire Person to Watch series, we are happy to present our interview with Jim Keller, president and chief technology officer of Tenstorrent. One of the top chip architects of our time, Keller has had an impactful career. Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

Senate Debate on Bill to Remake NSF – the Endless Frontier Act – Begins

May 18, 2021

The U.S. Senate today opened floor debate on the Endless Frontier Act which seeks to remake and expand the National Science Foundation by creating a technology Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire