BSC Working Towards First Completely Open Source European Full-Stack Ecosystem Based on New RISC-V CPU

April 19, 2021

April 19, 2021 — BSC researchers lead eProcessor, a project that will create a 100% European out-of-order (OoO) RISC-V core to produce new embedded High Performance Computing (HPC) products entirely based in Europe.

BSC will coordinate the eProcessor (European, extendable, energy-efficient, energetic, embedded, extensible, Processor Ecosystem) project contributing its experience on hardware design, FPGA emulation, benchmarking, and system simulation tools. More specifically, it will contribute to:

  • The design of an energy-efficient, high-performance OoO RISC-V core, which will be implemented as a single-core and dual-core ASICs with off-chip coherent link.
  • The design of a RISC-V vector accelerator for HPC workloads for the project’s case studies, exploring different implementations optimized for energy efficiency using a variety of mixed and low-precision data types.
  • Explore both traditional HPC workloads as well as emerging High Performance Data Analytics (HPDA) workloads such as Artificial Intelligence (AI) and bioinformatics applications

The eProcessor project consortium is composed of the Barcelona Supercomputing Center, Chalmers University of TechnologyFoundation for Research and Technology- HellasUniversita degli Studi di Roma La SapienzaCortusChristmann InformationstechnikUniversität BielefeldExtoll GmbHThales, and Exapsys.

The project aims to build a new open source OoO processor, and its objective is to deliver the first completely open source European full-stack ecosystem based on this new RISC-V CPU. The technology will be extendable (open source), energy efficient (low power), extreme-scale (high performance), suitable for uses in HPC and embedded applications, and extensible (easy to add on-chip and/or off-chip components).

eProcessor combines cutting edge research, utilizing SW/HW co-design to achieve sustained processor and system performance for sparse and mixed-precision HPC and HPDA workloads by combining a high performance low power architecture with low-power circuit techniques, in an OoO processor core with novel, adaptive on-chip memory structures, and on-chip memory management, as well as fault tolerance features. These software-hardware co-design solutions span the full stack from applications to runtimes, tools, Operating system (OS), and the CPU and accelerators.

Figure 1. eProcessor open source full-stack computing ecosystem

As shown in the figure above, the technology developed in the ecosystem includes:

  • Traditional HPC applications for scientific computing problems that use solvers based on linear algebra and numerical methods with dense and sparse data structures from the NAS benchmark suite and others.
  • HPDA-AI applications with real use cases built on top of the European Distributed Deep Learning Library (EDDLL), which will impact critical areas, ranging from precision medicine to image recognition.
  • HPDA-Bioinformatics applications that focus on high-performance genomic processing pipelines, sequence alignment, and pattern matching.
  • Runtimes and compilers that support the HPC, and HPDA domains at the system software layer by targeting the main programming frameworks used in these domains, such as OpenMP for HPC, Spark for HPDA– Bioinformatics, and Tensorflow for HPDA-AI.
  • Performance and optimization tools that provide application insight to help extract the most performance and efficiency present in these HPC and HPDA applications.
  • An OS that will use and extend an existing open source Linux platform. An important goal will be to minimize overheads and provide consistent noise-free execution.
  • Explore options for on-chip functional units, on-chip coprocessors, and off-chip accelerators targeting vector accelerators and functional units for traditional HPC applications and emerging HPDA applications.
  • Enable an on-chip coherent multicore SoC, as well as an off-chip coherent link for processors or accelerators.
  • Two silicon tapeouts: A single core and multicore implementation of an open source OoO RISC-V CPU.
  • In collaboration with the MareNostrum Experimental Exascale Platform (MEEP) project, FPGA emulation that will be used to enable early software development and pre-silicon validation.
  • Extending the LEGaTO Project’s infrastructure by producing a LEGaTO-compatible eProcessor CPU PCB.

“The eProcessor project is developing a new OoO RISC-V CPU and will be leveraging and extending the work done in multiple European projects. By doing so, eProcessor can achieve a Technical Readiness Level (TRL) of between 5-7. Furthermore, working with our industrial partners provides a direct path to commercialization. Achieving the goals of eProcesor can only be done with a combination of SW simulation, HW emulation using FPGAs, and real ASIC prototypes that demonstrate the hardware and software’s full-stack feasibility. All these efforts translate into the first step of many that are required to build a vibrant open software and hardware ecosystem in Europe” states John D. Davis, Director of the Laboratory for Open Computer Architecture at BSC.

About eProcessor

The eProcessor project will address the HPC and HPDA domains and contribute to the realization of European exascale system architectures by (a) developing open source “made-in-EU” hardware and software technologies; (b) facilitating a large FPGA emulation system to quickly answer “what-if” research questions and perform performance explorations for future systems, and (c) implementing European hardware components in ASICs to offer silicon-proven IPs.

The project supports the objective of EuroHPC JU to develop innovative supercomputing technologies and applications to underpin a world-class European HPC ecosystem as well as its aim to improve quality of life, advance science, boost industrial competitiveness, and ensure Europe’s technological autonomy.

About RISC-V

RISC-V is a free and open ISA enabling a new era of processor innovation through open standard collaboration. The RISC-V ISA delivers a new level of free, extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation.

BSC is a member of the RISC-V International and organized the official RISC-V Workshop in May 2018. Moreover, John D. Davis, the Director of the Laboratory for Open Computer Architecture at BSC, is the Chair of the RISC-V International Special Interest Group on High-Performance Computing (SIG-HPC). As such, he also participates in the RISC-V Technical Steering Committee (TSC). Many other partners in eProcessor are also members of RISC-V International.

About EuroHPC

The European High Performance Computing Joint Undertaking (EuroHPC) launches calls for proposals to fund research and innovation activities that will help Europe remain globally competitive in supercomputing.

The mission of the EuroHPC JU is to develop, deploy, extend and maintain an integrated world-class supercomputing and data infrastructure in the European Union (EU) and develop and support a highly competitive and innovative HPC ecosystem.

The EuroHPC JU aims at equipping the EU by early 2021 with an infrastructure of petascale (capable of at least 1015 calculations per second) and precursor to exascale supercomputers (capable of at least 1018calculations per second), and developing the necessary technologies and applications for reaching full exascale capabilities around 2022 / 2023.

The eProcessor project has received funding from the European High-Performance Computing Joint Undertaking (JU) under grant agreement No 956702. The JU receives support from the European Union’s Horizon 2020 research and innovation programme and Spain, Sweden, Greece, Italy, France, and Germany.


Source: BSC

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Introduces Larger-Than-Ever IPU-Based Pods

October 22, 2021

Graphcore and its “Intelligent Processing Units” (IPUs) emerged from stealth in 2016 and launched its second-generation IPU in 2020. While the company has also launched its IPUs in a variety of form factors over the Read more…

Quantum Chemistry Project to Be Among the First on EuroHPC’s LUMI System

October 22, 2021

Finland’s CSC has just installed the first module of LUMI, a 550-peak petaflops system supported by the European Union’s EuroHPC Joint Undertaking. While LUMI -- pictured in the header -- isn’t slated to complete i Read more…

Killer Instinct: AMD’s Multi-Chip MI200 GPU Readies for a Major Global Debut

October 21, 2021

AMD’s next-generation supercomputer GPU is on its way – and by all appearances, it’s about to make a name for itself. The AMD Radeon Instinct MI200 GPU (a successor to the MI100) will, over the next year, begin to power three massive systems on three continents: the United States’ exascale Frontier system; the European Union’s pre-exascale LUMI system; and Australia’s petascale Setonix system. Read more…

D-Wave Embraces Gate-Based Quantum Computing; Charts Path Forward

October 21, 2021

Earlier this month D-Wave Systems, the quantum computing pioneer that has long championed quantum annealing-based quantum computing (and sometimes taken heat for that approach), announced it was expanding into gate-based Read more…

LLNL Prepares the Water and Power Infrastructure for El Capitan

October 21, 2021

When it’s (ostensibly) ready in early 2023, El Capitan is expected to deliver in excess of two exaflops of peak computing power – around four times the power of Fugaku, the current top-ranked supercomputer in the wor Read more…

AWS Solution Channel

Royalty-free stock illustration ID: 537899029

Running GROMACS on GPU instances

Comparing the performance of real applications across different Amazon Elastic Compute Cloud (Amazon EC2) instance types is the best way we’ve found for finding optimal configurations for HPC applications here at AWS. Read more…

Faster Optical Switch that Operates at ‘Room Temp’ Developed by IBM, Skolkovo Researchers

October 19, 2021

Optical switching technology holds great promise for many applications but hot operating temperatures have been a key obstacle slowing progress. Now, a new optical switching device that can operate at room temperatures a Read more…

Killer Instinct: AMD’s Multi-Chip MI200 GPU Readies for a Major Global Debut

October 21, 2021

AMD’s next-generation supercomputer GPU is on its way – and by all appearances, it’s about to make a name for itself. The AMD Radeon Instinct MI200 GPU (a successor to the MI100) will, over the next year, begin to power three massive systems on three continents: the United States’ exascale Frontier system; the European Union’s pre-exascale LUMI system; and Australia’s petascale Setonix system. Read more…

D-Wave Embraces Gate-Based Quantum Computing; Charts Path Forward

October 21, 2021

Earlier this month D-Wave Systems, the quantum computing pioneer that has long championed quantum annealing-based quantum computing (and sometimes taken heat fo Read more…

LLNL Prepares the Water and Power Infrastructure for El Capitan

October 21, 2021

When it’s (ostensibly) ready in early 2023, El Capitan is expected to deliver in excess of two exaflops of peak computing power – around four times the powe Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Quantum Workforce – NSTC Report Highlights Need for International Talent

October 13, 2021

Attracting and training the needed quantum workforce to fuel the ongoing quantum information sciences (QIS) revolution is a hot topic these days. Last week, the U.S. National Science and Technology Council issued a report – The Role of International Talent in Quantum Information Science... Read more…

Eni Returns to HPE for ‘HPC4’ Refresh via GreenLake

October 13, 2021

Italian energy company Eni is upgrading its HPC4 system with new gear from HPE that will be installed in Eni’s Green Data Center in Ferrera Erbognone (a provi Read more…

The Blueprint for the National Strategic Computing Reserve

October 12, 2021

Over the last year, the HPC community has been buzzing with the possibility of a National Strategic Computing Reserve (NSCR). An in-utero brainchild of the COVID-19 High-Performance Computing Consortium, an NSCR would serve as a Merchant Marine for urgent computing... Read more…

UCLA Researchers Report Largest Chiplet Design and Early Prototyping

October 12, 2021

What’s the best path forward for large-scale chip/system integration? Good question. Cerebras has set a high bar with its wafer scale engine 2 (WSE-2); it has 2.6 trillion transistors, including 850,000 cores, and was fabricated using TSMC’s 7nm process on a roughly 8” x 8” silicon footprint. Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

US Closes in on Exascale: Frontier Installation Is Underway

September 29, 2021

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, held by Zoom this week (Sept. 29-30), it was revealed that the Frontier supercomputer is currently being installed at Oak Ridge National Laboratory in Oak Ridge, Tenn. The staff at the Oak Ridge Leadership... Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer... Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

Leading Solution Providers

Contributors

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make i Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Quantum Computer Market Headed to $830M in 2024

September 13, 2021

What is one to make of the quantum computing market? Energized (lots of funding) but still chaotic and advancing in unpredictable ways (e.g. competing qubit tec Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire