CINECA, E4 Announce the Successful Conclusion of Phase I Evaluation of Arm Clusters

June 17, 2019

Casalecchio sul Reno and Scandiano, Italy, June 17 – CINECA (www.cineca.it) and E4 Computer Engineering SpA (www.e4company.com) today announced the successful conclusion of the Phase I study targeted to assess the suitability of the 64-bit Armv8 based ecosystem for the CINECA HPC workload. The two-phase study aims at preparing and enabling the transition towards exascale of the flagship codes and workflows used by the material science community, in line with the membership of CINECA in MaX, one of the nine ‘European Centres of Excellence for HPC applications’.

In High Performance Computing (HPC), there is a continued need for higher computational performance. On the other hand, energy is increasingly becoming one of the most expensive resources and it substantially contributes to the total cost of running a large supercomputing facility.

The current generation of 64-bit Arm-8 based processors is a significant step towards with respect to increased double-precision floating-point performance and overall power consumption, making them competitive with stateof-the-art server performance. Aimed at supporting scientific research and engineering simulations and at assessing the suitability of 64-bit Armv8 based processors and 64-bit Armv8 based ecosystem for the specific HPC workload of its users, CINECA initiated a pilot project in 2018 envisioning a two-phase study. Phase I was targeted at exploring the portability and ease of optimization of the packages currently constituting the CINECA workload. Phase II, which is planned to initiate in fall 2019, will target the actual optimization of the flagship codes and workflows used by the material science community and other packages to assess the overall performance features of these packages in terms of Time to Solution and Energy to Solution.

To support the project, E4 developed for CINECA the HPC cluster CARMEN (CINECA Arm ENablement), based on 8 dual socket Marvell ThunderX2 nodes connected via the EDR Infiniband High Speed switch. The cluster has been installed at CINECA in October 2018 and access provided to the developers and users to check the ease of the porting of the applications and the quality of the programming support tools natively provided by the system software and utilities.

Marvell ThunderX2 is the second generation of the company’s Armv8 based server processors supporting dual socket configurations and optimized to deliver the highest computational performance along with balanced IO connectivity, memory bandwidth and capacity. The Marvell ThunderX2 processor family is fully compliant with Arm®v8–A architecture specifications and is optimized to drive high computational performance by delivering outstanding bandwidth and memory capacity. This, in combination with the low power consumption, energy efficiency and optimized architectural features of the Armv8 architecture, creates an environment that is well suited to run computationally intensive HPC workloads.

Phase I (November 2018/April 2019) has shown that the most significant users’ packages constituting the CINECA workload (OpenFOAM, VASP, QuantumEspresso, GROMACS, Lattice Boltzman and many others) were ported seamlessly to CARMEN and did not require any significant investment in term of code refactoring and man-hours. Using only compilers’ options and system libraries, the packages selected for Phase I run seamlessly on CARMEN. While no specific optimization of the packages was performed, the system’s SW tools enabled to pinpoint the areas where to apply optimizations and this information will be of paramount important for Phase II.

Phase II is planned to initiate in fall 2019 and its target is the actual optimization of the packages, including the model-based projections of the performance, power consumption and energy-efficiency of a high end, exascale-class HPC cluster. A particular focus will be reserved to preparing and enabling the transition to exascale of the flagship codes and workflows used by the material science community, in line with the membership of CINECA in MaX, one of the nine ‘European Centres of Excellence for HPC applications’

“We are encouraged that CARMEN has shown positive results during Phase I at CINECA, also in perspective of the objectives of the EuroHPC JU and of the European Process Initiative (EPI).” Commented Dr. Carlo Cavazzoni, head of R&D of HPC department of CINECA. “It is extremely positive that the packages used by CINECA’s scientific and engineering community simply required to be recompiled without any source code modifications. CARMEN demonstrated the potential to scale at higher levels, possibly achieving exascale-class performance within a reasonable power budget. Complementing and leveraging the results of Phase I, CINECA and E4 plan to focus the efforts of Phase II on optimizing the Time to Solution and Energy to Solution for a number of selected packages, preparing and enabling the transition to exascale of the flagship codes and workflows of MaX, and involving a larger number of applications and users.”

“E4 Computer Engineering is always at the leading edge of the technology curve, and is honored to have supported CINECA in the analysis of a promising architecture”. Added Cosimo Damiano Gianfreda, CTO of E4. “E4 has designed its first Arm-based cluster in 2012 and is currently updating its line of product based on 64-bit Armv8 processors to add the next gen of the ThunderX family. The invaluable data gathered in Phase I are enabling E4 to define the specs of its products applying a co-design approach targeted to achieve the optimal configuration for any demanding scientific and industrial requirements. The outcome of Phase II is also contributing to the objectives of the Open Edge and HPC Initiative (www.openedgehpcinitiative.org), of which E4 is founding partner.”


Source: E4 Computer Engineering

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

ISC19 Cluster Competition: Application Results, Finally!

July 15, 2019

Our exhaustive coverage of the ISC19 Student Cluster Competition continues as we discuss the application scores below. While the scores were typically high, some of the apps, like SWIFT and OpenFOAM, really pushed the st Read more…

By Dan Olds

Portugal Launches Its First Supercomputer

July 12, 2019

Portugal has officially inaugurated its first-ever supercomputer. The unassumingly named “Bob” supercomputer is housed in the Minho Advanced Computer Center (MACC) at the University of Minho.  Bob was announced i Read more…

By Oliver Peckham

What’s New in HPC Research: Traffic Simulation, Performance Variations, Scheduling & More

July 11, 2019

In this bimonthly feature, HPCwire highlights newly published research in the high-performance computing community and related domains. From parallel programming to exascale to quantum computing, the details are here. Read more…

By Oliver Peckham

HPE Extreme Performance Solutions

HPE and Intel® Omni-Path Architecture: How to Power a Cloud

Learn how HPE and Intel® Omni-Path Architecture provide critical infrastructure for leading Nordic HPC provider’s HPCFLOW cloud service.

For decades, HPE has been at the forefront of high-performance computing, and we’ve powered some of the fastest and most robust supercomputers in the world. Read more…

IBM Accelerated Insights

How AI Powers Up Data Management and Analytics

Companies are making more decisions based on data. However, the ability to intelligently process the growing volume of data is a bottleneck to extracting actionable insights. Read more…

Nvidia Expands DGX-Ready AI Program to 19 Countries

July 11, 2019

Nvidia’s DGX-Ready Data Center Program, announced in January and designed to provide colo and public cloud-like options to access the company’s GPU-powered servers for AI workloads, has expanded the program beyond th Read more…

By Doug Black

ISC19 Cluster Competition: Application Results, Finally!

July 15, 2019

Our exhaustive coverage of the ISC19 Student Cluster Competition continues as we discuss the application scores below. While the scores were typically high, som Read more…

By Dan Olds

Nvidia Expands DGX-Ready AI Program to 19 Countries

July 11, 2019

Nvidia’s DGX-Ready Data Center Program, announced in January and designed to provide colo and public cloud-like options to access the company’s GPU-powered Read more…

By Doug Black

Argonne Team Makes Record Globus File Transfer

July 10, 2019

A team of scientists at Argonne National Laboratory has broken a data transfer record by moving a staggering 2.9 petabytes of data for a research project.  The data – from three large cosmological simulations – was generated and stored on the Summit supercomputer at the Oak Ridge Leadership Computing Facility (OLCF)... Read more…

By Oliver Peckham

Nvidia, Google Tie in Second MLPerf Training ‘At-Scale’ Round

July 10, 2019

Results for the second round of the AI benchmarking suite known as MLPerf were published today with Google Cloud and Nvidia each picking up three wins in the at Read more…

By Tiffany Trader

Applied Materials Embedding New Memory Technologies in Chips

July 9, 2019

Applied Materials, the $17 billion Santa Clara-based materials engineering company for the semiconductor industry, today announced manufacturing systems enablin Read more…

By Doug Black

ISC19 Cluster Competition: HPCC Deep Dive

July 7, 2019

The biggest benchmark the student warriors tackled during the ISC19 Student Cluster Competition was the colossal HPC Challenge. This is a collection of benchmar Read more…

By Dan Olds

OLCF Bids Farewell to Its Titan Supercomputer

July 4, 2019

After seven years of faithful service, and a long reign as the United States' fastest supercomputer, the Cray XK7-based Titan supercomputer at the Oak Ridge Lea Read more…

By Staff report

Quantum Bits: Neven’s Law (Who Asked for That), D-Wave’s Steady Push, IBM’s Li-O2- Simulation

July 3, 2019

Quantum computing’s (QC) many-faceted R&D train keeps slogging ahead and recently Japan is taking a leading role. Yesterday D-Wave Systems announced it ha Read more…

By John Russell

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

It’s Official: Aurora on Track to Be First US Exascale Computer in 2021

March 18, 2019

The U.S. Department of Energy along with Intel and Cray confirmed today that an Intel/Cray supercomputer, "Aurora," capable of sustained performance of one exaf Read more…

By Tiffany Trader

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Why Nvidia Bought Mellanox: ‘Future Datacenters Will Be…Like High Performance Computers’

March 14, 2019

“Future datacenters of all kinds will be built like high performance computers,” said Nvidia CEO Jensen Huang during a phone briefing on Monday after Nvidia revealed scooping up the high performance networking company Mellanox for $6.9 billion. Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

Intel Launches Cascade Lake Xeons with Up to 56 Cores

April 2, 2019

At Intel's Data-Centric Innovation Day in San Francisco (April 2), the company unveiled its second-generation Xeon Scalable (Cascade Lake) family and debuted it Read more…

By Tiffany Trader

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Announcing four new HPC capabilities in Google Cloud Platform

April 15, 2019

When you’re running compute-bound or memory-bound applications for high performance computing or large, data-dependent machine learning training workloads on Read more…

By Wyatt Gorman, HPC Specialist, Google Cloud; Brad Calder, VP of Engineering, Google Cloud; Bart Sano, VP of Platforms, Google Cloud

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

In Wake of Nvidia-Mellanox: Xilinx to Acquire Solarflare

April 25, 2019

With echoes of Nvidia’s recent acquisition of Mellanox, FPGA maker Xilinx has announced a definitive agreement to acquire Solarflare Communications, provider Read more…

By Doug Black

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This