CINECA, E4 Announce the Successful Conclusion of Phase I Evaluation of Arm Clusters

June 17, 2019

Casalecchio sul Reno and Scandiano, Italy, June 17 – CINECA (www.cineca.it) and E4 Computer Engineering SpA (www.e4company.com) today announced the successful conclusion of the Phase I study targeted to assess the suitability of the 64-bit Armv8 based ecosystem for the CINECA HPC workload. The two-phase study aims at preparing and enabling the transition towards exascale of the flagship codes and workflows used by the material science community, in line with the membership of CINECA in MaX, one of the nine ‘European Centres of Excellence for HPC applications’.

In High Performance Computing (HPC), there is a continued need for higher computational performance. On the other hand, energy is increasingly becoming one of the most expensive resources and it substantially contributes to the total cost of running a large supercomputing facility.

The current generation of 64-bit Arm-8 based processors is a significant step towards with respect to increased double-precision floating-point performance and overall power consumption, making them competitive with stateof-the-art server performance. Aimed at supporting scientific research and engineering simulations and at assessing the suitability of 64-bit Armv8 based processors and 64-bit Armv8 based ecosystem for the specific HPC workload of its users, CINECA initiated a pilot project in 2018 envisioning a two-phase study. Phase I was targeted at exploring the portability and ease of optimization of the packages currently constituting the CINECA workload. Phase II, which is planned to initiate in fall 2019, will target the actual optimization of the flagship codes and workflows used by the material science community and other packages to assess the overall performance features of these packages in terms of Time to Solution and Energy to Solution.

To support the project, E4 developed for CINECA the HPC cluster CARMEN (CINECA Arm ENablement), based on 8 dual socket Marvell ThunderX2 nodes connected via the EDR Infiniband High Speed switch. The cluster has been installed at CINECA in October 2018 and access provided to the developers and users to check the ease of the porting of the applications and the quality of the programming support tools natively provided by the system software and utilities.

Marvell ThunderX2 is the second generation of the company’s Armv8 based server processors supporting dual socket configurations and optimized to deliver the highest computational performance along with balanced IO connectivity, memory bandwidth and capacity. The Marvell ThunderX2 processor family is fully compliant with Arm®v8–A architecture specifications and is optimized to drive high computational performance by delivering outstanding bandwidth and memory capacity. This, in combination with the low power consumption, energy efficiency and optimized architectural features of the Armv8 architecture, creates an environment that is well suited to run computationally intensive HPC workloads.

Phase I (November 2018/April 2019) has shown that the most significant users’ packages constituting the CINECA workload (OpenFOAM, VASP, QuantumEspresso, GROMACS, Lattice Boltzman and many others) were ported seamlessly to CARMEN and did not require any significant investment in term of code refactoring and man-hours. Using only compilers’ options and system libraries, the packages selected for Phase I run seamlessly on CARMEN. While no specific optimization of the packages was performed, the system’s SW tools enabled to pinpoint the areas where to apply optimizations and this information will be of paramount important for Phase II.

Phase II is planned to initiate in fall 2019 and its target is the actual optimization of the packages, including the model-based projections of the performance, power consumption and energy-efficiency of a high end, exascale-class HPC cluster. A particular focus will be reserved to preparing and enabling the transition to exascale of the flagship codes and workflows used by the material science community, in line with the membership of CINECA in MaX, one of the nine ‘European Centres of Excellence for HPC applications’

“We are encouraged that CARMEN has shown positive results during Phase I at CINECA, also in perspective of the objectives of the EuroHPC JU and of the European Process Initiative (EPI).” Commented Dr. Carlo Cavazzoni, head of R&D of HPC department of CINECA. “It is extremely positive that the packages used by CINECA’s scientific and engineering community simply required to be recompiled without any source code modifications. CARMEN demonstrated the potential to scale at higher levels, possibly achieving exascale-class performance within a reasonable power budget. Complementing and leveraging the results of Phase I, CINECA and E4 plan to focus the efforts of Phase II on optimizing the Time to Solution and Energy to Solution for a number of selected packages, preparing and enabling the transition to exascale of the flagship codes and workflows of MaX, and involving a larger number of applications and users.”

“E4 Computer Engineering is always at the leading edge of the technology curve, and is honored to have supported CINECA in the analysis of a promising architecture”. Added Cosimo Damiano Gianfreda, CTO of E4. “E4 has designed its first Arm-based cluster in 2012 and is currently updating its line of product based on 64-bit Armv8 processors to add the next gen of the ThunderX family. The invaluable data gathered in Phase I are enabling E4 to define the specs of its products applying a co-design approach targeted to achieve the optimal configuration for any demanding scientific and industrial requirements. The outcome of Phase II is also contributing to the objectives of the Open Edge and HPC Initiative (www.openedgehpcinitiative.org), of which E4 is founding partner.”


Source: E4 Computer Engineering

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire