Convey Computer Introduces Image Resizer Accelerator

July 15, 2014

RICHARDSON, Tex., July 15 — Convey Computer, the leader in hybrid-core computing, today announced the Accelerated Image Resizer, a technology that utilizes an FPGA (field programmable gate array)-based PCI Express card to resize images up to seventy times faster than a conventional server. Convey’s drop-in acceleration can be used to offload image resizing from existing web servers, a dedicated resizing tier, or a commercial Content Delivery Network (CDN). Using the technology, overall responsiveness of servers is significantly improved while operating costs are dramatically reduced.

Image resizing is an important component of content delivery for most web sites, especially those involved in social media, photo sharing, and online shopping. These sites often handle hundreds of images per session–-accepting images from a variety of sources such as cameras, smartphones, or digital content creation applications-–then delivering them in multiple resolutions to accommodate different layouts.

Resizing images to meet these requirements is computationally expensive and can represent a significant load on a server infrastructure. For instance, a 12 megapixel image from a modern mobile device can take as much as 1.5 seconds of computer processing time to rescale to a smaller size. When multiplied by dozens of images per page and many pages per second, image resizing consumes a substantial amount of computing horsepower to deliver scaled images.

Convey’s Accelerated Image Resizer scales JPEG images using an FPGA-based coprocessor, offloading the host processors to deliver considerably higher throughput. The implementation collects resize requests and dispatches them to the coprocessor where the hardware decodes, resizes, and re-encodes the images. These operations are highly parallelizable, resulting in much higher throughput compared to a conventional server.

“FPGA technology is becoming more and more popular as an effective way to accelerate certain applications, as witnessed by recent news from Intel and Microsoft,” explained Bruce Toal, CEO of Convey. “At Convey, we’re leading the industry in exploiting the parallelism available from FPGAs. Our image resizing application is just the latest example of how our easy to implement and use hybrid-core technology helps customers achieve dramatically higher throughput, reduce response time, and save money on infrastructure costs.”

In November of last year, Convey announced that they would OEM Dell servers to accelerate data intensive applications for data centers. The Convey Accelerated Image Resizer technology is a direct result of that effort.

“Dell pioneered the hyperscale industry’s inception about seven years ago with innovations that make customers’ data centers more efficient in ways that have a direct correlation to savings in operating expenses,” said Robert Hormuth, Dell Executive Director, Enterprise Platform Architecture & Technology. “By pairing Convey FPGA technology with Dell servers, we allow our hyperscale customers to accelerate the applications that matter to them, which can help reduce capex, space or power costs. In the case of this image resizing application, customers can achieve space savings of nearly 90% compared to using conventional servers.”

The hardware resizing logic in the Convey Image Resizer delivers an average of forty-eight times the performance of a software implementation on a conventional processor. Because a single hybrid-core server achieves the performance on average of forty-eight commodity servers, customers can see a dramatic reduction in capital and operational costs. Savings include facilities (power, heat dissipation, floor space) and administrative overhead.

Convey’s Accelerated Image Resizer may be deployed as a turnkey product; or the Convey application accelerator PCIe card and application may be custom integrated by the user. The accelerator can be reconfigured “on the fly” by simply loading a different application, allowing multiple applications to be hosted on the same hardware. Convey provides a development kit for customers to develop their own applications, extending the system to address different needs.

Convey delivers accelerated hybrid-core solutions to customers who need powerful platforms to reduce time-to-solution, lower operating costs, and shrink data center footprints. This latest image resizing technology builds on the company’s Wolverine® family of coprocessors, a powerful line of application accelerators that provide application-specific hardware acceleration for key algorithms. Announced in November of 2013, Wolverine’s PCI Express form factor is ideal for accelerating applications in life sciences, big data, security, and other industries involved in high-performance computing (HPC).

About Convey Computer Corporation

Convey breaks power, performance and programmability barriers with the world’s first hybrid-core computer—a system that marries the low cost and simple programming model of a commodity system with the performance of a customized hardware architecture. Using the Convey hybrid-core systems, customers worldwide in industries such as life sciences, research, big data, and the government/military are enjoying order of magnitude performance increases.

Source: Convey Computer Corporation

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

SC Bids Farewell to Denver, Heads to Dallas for 30th

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visitors to the Colorado Convention Center in Denver for the larg Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some cases, city managers didn’t even know existed. Speaking Read more…

By Doug Black

HPE Extreme Performance Solutions

Harness Scalable Petabyte Storage with HPE Apollo 4510 and HPE StoreEver

As a growing number of connected devices challenges IT departments to rapidly collect, manage, and store troves of data, organizations must adopt a new generation of IT to help them operate quickly and intelligently. Read more…

SC17 Student Cluster Competition Configurations: Fewer Nodes, Way More Accelerators

November 16, 2017

The final configurations for each of the SC17 “Donnybrook in Denver” Student Cluster Competition have been released. Fortunately, each team received their equipment shipments on time and undamaged, so the teams are r Read more…

By Dan Olds

SC Bids Farewell to Denver, Heads to Dallas for 30th

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visit Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some Read more…

By Doug Black

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s a Read more…

By Dan Olds

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at S Read more…

By Doug Black

Nvidia Focuses Its Cloud Containers on HPC Applications

November 14, 2017

Having migrated its top-of-the-line datacenter GPU to the largest cloud vendors, Nvidia is touting its Volta architecture for a range of scientific computing ta Read more…

By George Leopold

HPE Launches ARM-based Apollo System for HPC, AI

November 14, 2017

HPE doubled down on its memory-driven computing vision while expanding its processor portfolio with the announcement yesterday of the company’s first ARM-base Read more…

By Doug Black

OpenACC Shines in Global Climate/Weather Codes

November 14, 2017

OpenACC, the directive-based parallel programming model used mostly for porting codes to GPUs for use on heterogeneous systems, came to SC17 touting impressive Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Leading Solution Providers

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This