ECP Co-Design Center Achieves Orders of Magnitude Speed-Up in Latest Software Release

October 2, 2017

Oct. 2, 2017 — Just one year after the U.S. Department of Energy (DOE) began funding projects to prepare scientific applications for exascale supercomputers, the Block-Structured Adaptive Mesh Refinement Co-Design Center has released a new version of its software that solves a benchmark problem hundreds of times faster than the original baseline.

The Block-Structured Adaptive Mesh Refinement Co-Design Center is one of five ECP co-design centers, so named because they are structured to create a close interchange of ideas between hardware technologies, software technologies and applications. The goal of the co-design center’s AMReX software framework is to support the development of block-structured adaptive mesh refinement (AMR) algorithms for solving systems of partial differential equations on next-generation architectures.

AMR allows scientists to focus computing power on the most critical parts of the problem in the most computationally efficient way possible. Applications worldwide rely on AMR for a wide variety of applications. Within the ECP specifically, projects in the areas of accelerator modeling, astrophysics, combustion, cosmology and multiphase flows already rely on AMReX to support their algorithms.

Led by John Bell at Lawrence Berkeley National Laboratory, the AMR Co-Design Center builds on previous block-structured AMR work done by Berkeley Lab’s Center for Computational Sciences and Engineering and the lab’s Applied Numerical Algorithms Group. The groups respectively developed BoxLib and Chombo, two of the leading AMR frameworks used by the U.S. research community.

“The goal of the center is to redesign and re-implement our core block-structured AMR methodology to enable codes using AMReX to run efficiently on exascale computers,” said Bell. “Our latest release of AMReX demonstrates that DOE’s investment in the exascale program is already paying scientific dividends. Researchers using AMReX can now run today’s problems more efficiently.”

Members of the BoxLib and Chombo development teams, as well as developers of FLASH, a DOE-supported application code used in astrophysics and high-energy density physics, have come together with researchers from DOE’s National Renewable Energy Laboratory to build the new framework.

The co-design center released its first version of the AMReX framework in June and this latest release adds the capability to represent solid geometries using a technique known as the embedded boundary technique. This approach can be used to calculate flow past an object inside the domain, such as air over an airplane wing, or can represent the boundaries of a domain, such as the walls of a combustion chamber. To measure the effectiveness of ECP’s investment in AMReX, the team used an existing code to define a baseline, then solved the same problem with AMReX.  After a comprehensive re-design of the core data structures and a new implementation of the embedded boundary methodology, AMReX-based solvers reached the solution almost 200 times faster on the same number of processors.

Volume rendering of gas density inside a domain including many of the geometric features used to control and stabilize combustion. The solution is computed using PeleC, one of the ECP application codes built on AMReX that uses the embedded boundary approach to treat geometry. In this calculation, cold fluid enters from the bottom in the center tube while swirling hot fluid enters through the outer annular ring.

In addition, while the baseline code had limited support for running in parallel, the AMReX code uses a hybrid parallel approach, an effective way take full advantage of systems such as Cori with manycore processors.  

Members of the co-design center are also working with other groups developing exascale applications to make sure that researchers will be able to effectively use AMR algorithms on exascale systems when they are deployed.

As one example, AMReX is a cornerstone of the Pele combustion codes being developed by the Transforming Combustion Science and Technology with Exascale Simulations” ECP application project led by Jacqueline Chen of Sandia National Laboratories. This project will enable combustion simulations using direct number simulations (DNS) and hybrid DNS/ arge eddy simulations in realistic geometries. Ultimately, the aim of the project is to contribute to the design of high-efficiency, low-emission combustion engines and gas turbines to reduce emissions and improve fuel efficiency.

“The Pele suite of combustion codes is built on top of the block-structured AMR infrastructure that AMReX is providing,” Chen said. “Notably, AMReX is providing performance portability, embedded boundary methods for complex geometry, and a container for treating particle-based spray, soot and radiation physics modules.”

The importance of AMR to DOE’s research missions was recently recognized as part of the 40th anniversary of the founding of the Department of Energy. To mark the anniversary, DOE’s Office of Science selected 40 of the most significant research milestones. Among them was the 1989 research paper Local adaptive mesh refinement for shock hydrodynamics,” published in the Journal of Computational Physics and written by Marsha J. Berger of New York University and Phillip Colella, who led the development of Chombo.

Over the years AMR has been used to solve increasing complex problems and has been implemented in increasingly sophisticated software frameworks.

“AMR has played an important role in DOE since the ‘90s,” said David Brown, director of Berkeley Lab’s Computational Research Division. “With the development of AMReX, numerous scientific applications will have access to AMR at the exascale, which will have an enormous effect on future scientific productivity.”

The work was funded through the Department of Energy’s Exascale Computing Project through the Office of Advanced Scientific Computing Research in the DOE Office of Science.

About Computing Sciences at Berkeley Lab

The Lawrence Berkeley National Laboratory (Berkeley Lab) Computing Sciences organization provides the computing and networking resources and expertise critical to advancing the Department of Energy’s research missions: developing new energy sources, improving energy efficiency, developing new materials and increasing our understanding of ourselves, our world and our universe.


Source: Lawrence Berkeley National Laboratory

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Dell’s AMD-Powered Server Line Targets High-End Jobs

September 17, 2019

Dell Technologies rolled out five new servers this week based on AMD’s latest Epyc processor that are geared toward data-driven workloads running on increasingly popular multi-cloud platforms as well as in the HPC data Read more…

By George Leopold

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

Better Scientific Software: Turn Your Passion into Cash

September 13, 2019

Do you know your way around scientific software and programming? You think you can contribute to the community by making scientific software better? If so, then the Better Scientific Software (BSSW) organization wants yo Read more…

By Dan Olds

AWS Solution Channel

A Guide to Discovering the Best AWS Instances and Configurations for Your HPC Workload

The flexibility and heterogeneity of HPC cloud services provide a welcome contrast to the constraints of on-premises HPC. Every HPC configuration is potentially accessible to any given workload in a well-resourced cloud HPC deployment, with vast scalability to spin up as much compute as that workload demands in any given moment. Read more…

HPE Extreme Performance Solutions

Intel FPGAs: More Than Just an Accelerator Card

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Rumors of My Death Are Still Exaggerated: The Mainframe

[Connect with Spectrum users and learn new skills in the IBM Spectrum LSF User Community.]

As of 2017, 92 of the world’s top 100 banks used mainframes. Read more…

Google’s ML Compiler Initiative Advances

September 12, 2019

Machine learning models running on everything from cloud platforms to mobile phones are posing new challenges for developers faced with growing tool complexity. Google’s TensorFlow team unveiled an open-source machine Read more…

By George Leopold

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

IDAS: ‘Automagic’ HPC With Training Wheels

September 12, 2019

High-performance computing (HPC) for research is notorious for having steep barriers to entry. For this reason, high-tech disciplines were early adopters, have Read more…

By Elizabeth Leake

Univa Brings Cloud Automation to Slurm Users with Navops Launch 2.0

September 11, 2019

Univa, the company behind Grid Engine, announced today its HPC cloud-automation platform NavOps Launch will support the popular open-source workload scheduler Slurm. With the release of NavOps Launch 2.0, “Slurm users will have access to the same cloud automation capabilities... Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

Eyes on the Prize: TACC’s Frontera Quickly Ramps up Science Agenda

September 9, 2019

Announced a year ago and officially launched a week ago, the Texas Advanced Computing Center’s Frontera – now the fastest academic supercomputer (~25 petefl Read more…

By John Russell

Quantum Roundup: IBM Goes to School, Delft Tackles Networking, Rigetti Updates

September 5, 2019

IBM today announced a new open source quantum ‘textbook’, a series of quantum education videos, and plans to expand its nascent quantum hackathon program. L Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Fastest Academic Supercomputer Enters Full Production at TACC, Just in Time for Hurricane Season

September 3, 2019

Frontera, the NSF supercomputer installed at the Texas Advanced Computing Center (TACC) in June, passed its formal acceptance last week and is now officially la Read more…

By Tiffany Trader

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This