Eurotech Delivers “Booster” System to Jülich to Complete DEEP Supercomputer

July 16, 2015

July 16 — Eurotech, a leading provider of embedded and supercomputing technologies, today announced the installation of the DEEP “Booster”, a tightly coupled cluster of manycore coprocessors, at Jülich Supercomputing Centre. This novel and highly-scalable HPC system completes the Exascale-enabling DEEP System. This prototype is based on the Cluster-Booster architecture and has been developed within the research project DEEP (Dynamical Exascale Entry Platform), funded by the European Commission through the FP7 program under grant agreement no. 287530.

With this delivery, the DEEP consortium can leverage a supercomputer with a peak performance of 505 TFlop/s and an efficiency of over 3 GFlop/s per Watt. The Eurotech hot water cooling solution allows for additional permanent gains in energy efficiency at data centre level as it guarantees year-round free cooling in all climate zones. The system includes a matching innovative software stack, and six carefully selected grand challenge simulation applications have been optimized to show the full performance potential of the system.

This Cluster-Booster architecture guarantees maximum flexibility and scalability with very high energy efficiency. The 3D Booster interconnect can be scaled up arbitrarily, and thus the DEEP system is a sound base for extrapolating to Exascale performance levels.

“DEEP features a unique and novel computing and programming concept,” says professor Thomas Lippert from Forschungszentrum Jülich. “Its Cluster-Booster architecture is optimized for problems with challenging computational complexities, highest data integration demands and unlimited scalability at the same time. DEEP is designed to open the door to extreme scale computing for a much wider range of scientifically, economically and societally relevant application fields than any other architecture could achieve before.”

Thanks to its architecture, the DEEP system dynamically matches the characteristics of application sections and the compute resources they run on. Highly scalable code parts with regular compute and communication patterns run on the Booster manycore coprocessors with high SIMD performance, while application sections with limited scalability or irregular patterns that require high single-thread performance execute on a general purpose multicore Cluster. Both parts are connected with a high-speed, zero-copy network bridge, and arbitrary numbers of Booster and Cluster processors can be combined to best run an application.

In late 2012, Eurotech delivered the Cluster part of the DEEP supercomputer, an Aurora Tigon Cluster with 128 Intel Xeon nodes and an InfiniBand interconnect.

The recent installation extended the DEEP machine with the Booster, an innovative, highly scalable system. The Booster is a 384-node system interconnected via a 3D torus, directly switched by the interconnect of EXTOLL. Each Booster node has one Intel Xeon Phi coprocessor, connected via PCI Express to an EXTOLL NIC, which enables the 3D Torus network. Each blade is made-up of 2 nodes assembled together and cooled with the Eurotech Direct Hot Water Cooling technology. This guarantees hot pluggability, uniform cooling of all components and high energy efficiency at the system and data centre level.

The Cluster and the Booster interconnect networks (fat-tree InfiniBand and EXTOLL direct-switched 3D torus) are bridged by Eurotech-designed Booster Interface nodes running a DEEP-designed bridging protocol. They use low power Intel Xeon CPUs which boot the Intel Xeon Phi coprocessors and coordinate the data flow between both sides of the DEEP system.

Since energy efficiency is universally perceived as a key challenge to reach Exascale, DEEP put this topic in the project focus. To this end, Eurotech installed a second DEEP prototype system – the DEEP Energy Efficiency Evaluator consisting of 8 Booster and 4 Cluster nodes – at project partner Leibniz Supercomputing Centre of the Bavarian Academy of Sciences and Humanities. This system is dedicated to optimize the power consumption of the DEEP machine and test an innovative, scalable and fine-grained monitoring system developed within the project.

“The completion of the DEEP Booster delivery is a key milestone in the development of the novel “Cluster-Booster” concept developed in DEEP,” says Fabio Gallo managing director HPC at Eurotech. “It is going to be further enhanced in DEEP-ER. We believe this architectural innovation for extreme scale HPC systems is a key enabler for future European Exascale projects.”

While DEEP enters production, Eurotech and the DEEP partners are already engaged in the follow-up project DEEP-ER. With this project, the consortium takes the Cluster-Booster concept of DEEP to the next level. The DEEP-ER booster uses the second generation Intel Xeon Phi manycore CPUs, allowing the team to bring additional innovation and more flexibility to the DEEP supercomputing architecture.

The DEEP prototype system will remain in use at Jülich Supercomputing Centre at least for the next two years and will be also made available to application developers outside the project. To best exploit this innovative hardware architecture the project has developed a standards-based software stack for application developers that emphasizes ease-of-use. It features a fully standard compliant MPI-2 implementation to facilitate straightforward porting of applications, and extends the OmpSs task-based programming model by scalable offload functionality to simplify the subdivision of applications into parts that run on the Cluster vs. the Booster. The system is designed as a general-purpose HPC machine. It is especially interesting for HPC applications that combine parts with different scalability characteristics as the DEEP software stack enables dynamic offloading of the highly-scalable parts to the Booster, whereas low to medium scalable code parts run on the Cluster.

Source: Eurotech

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Faster Optical Switch that Operates at ‘Room Temp’ Developed by IBM, Skolkovo Researchers

October 19, 2021

Optical switching technology holds great promise for many applications but hot operating temperatures have been a key obstacle slowing progress. Now, a new optical switching device that can operate at room temperatures a Read more…

Energy Exascale Earth System Model Version 2 Promises Twice the Speed

October 18, 2021

The Energy Exascale Earth System Model (E3SM) is an ongoing Department of Energy (DOE) earth system modeling, simulation and prediction project aiming to “assert and maintain an international scientific leadership posi Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Royalty-free stock illustration ID: 1938746143

MosaicML, Led by Naveen Rao, Comes Out of Stealth Aiming to Ease Model Training

October 15, 2021

With more and more enterprises turning to AI for a myriad of tasks, companies quickly find out that training AI models is expensive, difficult and time-consuming. Finding a new approach to deal with those cascading challenges is the aim of a new startup, MosaicML, that just came out of stealth... Read more…

NSF Awards $11M to SDSC, MIT and Univ. of Oregon to Secure the Internet

October 14, 2021

From a security standpoint, the internet is a problem. The infrastructure developed decades ago has cracked, leaked and been patched up innumerable times, leaving vulnerabilities that are difficult to address due to cost Read more…

AWS Solution Channel

Cost optimizing Ansys LS-Dyna on AWS

Organizations migrate their high performance computing (HPC) workloads from on-premises infrastructure to Amazon Web Services (AWS) for advantages such as high availability, elastic capacity, latest processors, storage, and networking technologies; Read more…

SC21 Announces Science and Beyond Plenary: the Intersection of Ethics and HPC

October 13, 2021

The Intersection of Ethics and HPC will be the guiding topic of SC21's Science & Beyond plenary, inspired by the event tagline of the same name. The evening event will be moderated by Daniel Reed with panelists Crist Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Royalty-free stock illustration ID: 1938746143

MosaicML, Led by Naveen Rao, Comes Out of Stealth Aiming to Ease Model Training

October 15, 2021

With more and more enterprises turning to AI for a myriad of tasks, companies quickly find out that training AI models is expensive, difficult and time-consuming. Finding a new approach to deal with those cascading challenges is the aim of a new startup, MosaicML, that just came out of stealth... Read more…

Quantum Workforce – NSTC Report Highlights Need for International Talent

October 13, 2021

Attracting and training the needed quantum workforce to fuel the ongoing quantum information sciences (QIS) revolution is a hot topic these days. Last week, the U.S. National Science and Technology Council issued a report – The Role of International Talent in Quantum Information Science... Read more…

Eni Returns to HPE for ‘HPC4’ Refresh via GreenLake

October 13, 2021

Italian energy company Eni is upgrading its HPC4 system with new gear from HPE that will be installed in Eni’s Green Data Center in Ferrera Erbognone (a provi Read more…

The Blueprint for the National Strategic Computing Reserve

October 12, 2021

Over the last year, the HPC community has been buzzing with the possibility of a National Strategic Computing Reserve (NSCR). An in-utero brainchild of the COVID-19 High-Performance Computing Consortium, an NSCR would serve as a Merchant Marine for urgent computing... Read more…

UCLA Researchers Report Largest Chiplet Design and Early Prototyping

October 12, 2021

What’s the best path forward for large-scale chip/system integration? Good question. Cerebras has set a high bar with its wafer scale engine 2 (WSE-2); it has 2.6 trillion transistors, including 850,000 cores, and was fabricated using TSMC’s 7nm process on a roughly 8” x 8” silicon footprint. Read more…

What’s Next for EuroHPC: an Interview with EuroHPC Exec. Dir. Anders Dam Jensen

October 7, 2021

One year after taking the post as executive director of the EuroHPC JU, Anders Dam Jensen reviews the project's accomplishments and details what's ahead as EuroHPC's operating period has now been extended out to the year 2027. Read more…

University of Bath Unveils Janus, an Azure-Based Cloud HPC Environment

October 6, 2021

The University of Bath is upgrading its HPC infrastructure, which it says “supports a growing and wide range of research activities across the University.” Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer... Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

US Closes in on Exascale: Frontier Installation Is Underway

September 29, 2021

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, held by Zoom this week (Sept. 29-30), it was revealed that the Frontier supercomputer is currently being installed at Oak Ridge National Laboratory in Oak Ridge, Tenn. The staff at the Oak Ridge Leadership... Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months... Read more…

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

Leading Solution Providers

Contributors

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make i Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire