Fujitsu Harnesses Quantum-Inspired Digital Annealer Technology

July 22, 2019

KAWASAKI, Japan, July 22, 2019 — Fujitsu Laboratories, Ltd. has shown the capability of the Digital Annealer, Fujitsu’s computational architecture inspired by quantum phenomena that rapidly solves combinatorial optimization problems, to maximize the performance of magnetic devices essential for renewable energy harvesting and other uses. The application of Fujitsu’s next-generation architecture allows for the nearly instantaneous calculation of the optimal arrangement of multiple planar (2D) magnets to maximize the strength of the magnetic field in a device.

Many magnetic devices used for environmental power generation create magnetic flux through the arrangement of a large number of small magnets. The optimal planar (2D) arrangement for maximizing power generation efficiency remains difficult to calculate due to the enormous number of potential combinations of magnet arrangements, however. To overcome this challenge, Fujitsu has developed a technology that utilizes its Digital Annealer to calculate in a matter of seconds how to arrange each individual magnet to achieve maximum magnetic flux density, delivering an efficiency gain of 16%.

This technological breakthrough now makes it possible to quickly calculate the optimal design for magnetic devices with significantly higher power generation efficiency, and will ultimately contribute to the spread of power generation devices that utilize renewable energy such as energy harvesting devices.

This technology was developed in collaboration with Professor Hajime Igarashi of Hokkaido University’s Institute of Information Science, and an abstract outlining the technology will be presented at the COMPUMAG 2019 (The 22nd International Conference on the Computation of Electromagnetic Fields) conference held in Paris, France from Monday, July 15th.

Background

Energy harvesting devices, which convert vibrations from motors, engines, bridges and buildings into electricity, are increasingly attracting attention. The technology underpinning these devices eliminates the need for power transmission cables, battery replacement and charging as a means of supplying electricity to IoT devices installed both indoors and outdoors, as well as for on-board power supply for wearable devices and automotive components. While adopting this technology presents an attractive solution in a variety of practical contexts, further improvements in the efficiency of energy harvesting devices will prove essential to solving the greater environmental and energy problems facing humanity.

Issues

Energy harvesting devices convert vibrations into electrical power using the physical phenomenon of electromagnetic induction produced by permanent magnets and coils. To maximize the power generation efficiency of an energy harvesting device, the magnitude of the magnetic flux density emanating from the many magnets located within the device must be maximized relative to the location of the coil.

At present, the layout in which a number of magnets is arranged in a row (One Dimension) with a concentration of magnetic flux on one side is well-known. Arranging the magnets in a planar shape (2D) will prove effective in increasing the amount of power generated, leading to the achievement of devices with even greater efficiency in the future. Since the arrangement of the magnets arranged in a planar shape (2D) is complicated, however, designers face a formidable challenge when searching for the optimal arrangement of magnets that maximizes flux density near the coil. In fact, the number of possible combinations of magnet orientations when 10 × 10 magnets are arranged in a square shape along a 3- dimensional coordinate axis is more than 77 to the power of 10.

The Newly-Developed Technology

Fujitsu has embarked on a collaboration with Professor Hajime Igarashi of Hokkaido University’s Institute of Information Science to develop a technique for calculating the optimal arrangement of planar magnets using the Digital Annealer, which is a unique computing architecture that simulates quantum behavior to rapidly solve combinatorial optimization problems not feasible for conventional computers.

For the Digital Annealer, problems must be defined over binary (0 and 1) variables. In this study, the direction of a magnet that can be oriented along the 3 axes of X, Y, and Z is expressed by 3 bit variables, and the magnetic flux density generated is formulated using the variable and Bio-Savart’s law, one of the laws of electromagnetism, and an objective function (function whose value should be maximized) as a combinatorial optimization problem in which the magnetic flux density is maximized for a specific part. Furthermore, by adding a new variable to the objective function so that it can be formulated in the QUBO(1) format, the Digital Annealer it can calculate the optimum design structure for planar magnet arrays.

An image in which the optimum arrangement of magnets maximizes the flux density toward the coil. Image courtesy of Fujitsu Laboratories Limited.

Outcome

Using Fujitsu’s Digital Annealer, it was possible to calculate the optimum design of a planar (2D) magnet array from a vast number of potential combinations. The simulation confirmed that the design optimization problem of 10 × 10 2-dimensional magnet arrays can be solved in a few seconds. By using the resulting array, we were able to improve the magnetic flux density by 17% and the power generation efficiency of the energy harvesting device by 16% compared with the conventionally-designed 2-dimensional array. This technology is also expected to be applied to the optimization of magnet arrays for linear motors, where magnetic flux density must be controlled as intended for higher performance.

Future Plans

Fujitsu Laboratories will contribute to the further development of magnetic devices used in energy harvesting, etc., by implementing this technology as one of the professional services for Digital Annealer in fiscal 2020.


Source: Fujitsu Laboratories Limited 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Supercomputers Generate Universes to Illuminate Galactic Formation

August 20, 2019

With advanced imaging and satellite technologies, it’s easier than ever to see a galaxy – but understanding how they form (a process that can take billions of years) is a different story. Now, a team of researchers f Read more…

By Oliver Peckham

Singularity Moves Up the Container Value Chain

August 20, 2019

The enterprise version of the Singularity HPC container platform released this week by Sylabs is designed to allow users to create, secure and share the high-end containers in self-hosted production deployments. The e Read more…

By George Leopold

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Interface (OpenCAPI) and Open Memory Interface (OMI) to the Linux Read more…

By John Russell

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Keys to Attracting the Newest HPC Talent – Post-Millennials

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

For engineers and scientists growing up in the 80s, the current state of HPC makes perfect sense. Read more…

Stampede2 ‘Shocks’ with New Shock Turbulence Insights

August 19, 2019

Shockwaves play roles in everything from high-speed aircraft to supernovae – and now, supercomputer-powered research from the Texas A&M University and the Texas Advanced Computing Center (TACC) is helping to shed l Read more…

By Oliver Peckham

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Inter Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

Building Diversity and Broader Engagement in the HPC Community

August 7, 2019

Increasing diversity and inclusion in HPC is a community-building effort. Representation of both issues and individuals matters - the more people see HPC in a w Read more…

By AJ Lauer

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

In Wake of Nvidia-Mellanox: Xilinx to Acquire Solarflare

April 25, 2019

With echoes of Nvidia’s recent acquisition of Mellanox, FPGA maker Xilinx has announced a definitive agreement to acquire Solarflare Communications, provider Read more…

By Doug Black

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This