Fujitsu Harnesses Quantum-Inspired Digital Annealer Technology

July 22, 2019

KAWASAKI, Japan, July 22, 2019 — Fujitsu Laboratories, Ltd. has shown the capability of the Digital Annealer, Fujitsu’s computational architecture inspired by quantum phenomena that rapidly solves combinatorial optimization problems, to maximize the performance of magnetic devices essential for renewable energy harvesting and other uses. The application of Fujitsu’s next-generation architecture allows for the nearly instantaneous calculation of the optimal arrangement of multiple planar (2D) magnets to maximize the strength of the magnetic field in a device.

Many magnetic devices used for environmental power generation create magnetic flux through the arrangement of a large number of small magnets. The optimal planar (2D) arrangement for maximizing power generation efficiency remains difficult to calculate due to the enormous number of potential combinations of magnet arrangements, however. To overcome this challenge, Fujitsu has developed a technology that utilizes its Digital Annealer to calculate in a matter of seconds how to arrange each individual magnet to achieve maximum magnetic flux density, delivering an efficiency gain of 16%.

This technological breakthrough now makes it possible to quickly calculate the optimal design for magnetic devices with significantly higher power generation efficiency, and will ultimately contribute to the spread of power generation devices that utilize renewable energy such as energy harvesting devices.

This technology was developed in collaboration with Professor Hajime Igarashi of Hokkaido University’s Institute of Information Science, and an abstract outlining the technology will be presented at the COMPUMAG 2019 (The 22nd International Conference on the Computation of Electromagnetic Fields) conference held in Paris, France from Monday, July 15th.

Background

Energy harvesting devices, which convert vibrations from motors, engines, bridges and buildings into electricity, are increasingly attracting attention. The technology underpinning these devices eliminates the need for power transmission cables, battery replacement and charging as a means of supplying electricity to IoT devices installed both indoors and outdoors, as well as for on-board power supply for wearable devices and automotive components. While adopting this technology presents an attractive solution in a variety of practical contexts, further improvements in the efficiency of energy harvesting devices will prove essential to solving the greater environmental and energy problems facing humanity.

Issues

Energy harvesting devices convert vibrations into electrical power using the physical phenomenon of electromagnetic induction produced by permanent magnets and coils. To maximize the power generation efficiency of an energy harvesting device, the magnitude of the magnetic flux density emanating from the many magnets located within the device must be maximized relative to the location of the coil.

At present, the layout in which a number of magnets is arranged in a row (One Dimension) with a concentration of magnetic flux on one side is well-known. Arranging the magnets in a planar shape (2D) will prove effective in increasing the amount of power generated, leading to the achievement of devices with even greater efficiency in the future. Since the arrangement of the magnets arranged in a planar shape (2D) is complicated, however, designers face a formidable challenge when searching for the optimal arrangement of magnets that maximizes flux density near the coil. In fact, the number of possible combinations of magnet orientations when 10 × 10 magnets are arranged in a square shape along a 3- dimensional coordinate axis is more than 77 to the power of 10.

The Newly-Developed Technology

Fujitsu has embarked on a collaboration with Professor Hajime Igarashi of Hokkaido University’s Institute of Information Science to develop a technique for calculating the optimal arrangement of planar magnets using the Digital Annealer, which is a unique computing architecture that simulates quantum behavior to rapidly solve combinatorial optimization problems not feasible for conventional computers.

For the Digital Annealer, problems must be defined over binary (0 and 1) variables. In this study, the direction of a magnet that can be oriented along the 3 axes of X, Y, and Z is expressed by 3 bit variables, and the magnetic flux density generated is formulated using the variable and Bio-Savart’s law, one of the laws of electromagnetism, and an objective function (function whose value should be maximized) as a combinatorial optimization problem in which the magnetic flux density is maximized for a specific part. Furthermore, by adding a new variable to the objective function so that it can be formulated in the QUBO(1) format, the Digital Annealer it can calculate the optimum design structure for planar magnet arrays.

An image in which the optimum arrangement of magnets maximizes the flux density toward the coil. Image courtesy of Fujitsu Laboratories Limited.

Outcome

Using Fujitsu’s Digital Annealer, it was possible to calculate the optimum design of a planar (2D) magnet array from a vast number of potential combinations. The simulation confirmed that the design optimization problem of 10 × 10 2-dimensional magnet arrays can be solved in a few seconds. By using the resulting array, we were able to improve the magnetic flux density by 17% and the power generation efficiency of the energy harvesting device by 16% compared with the conventionally-designed 2-dimensional array. This technology is also expected to be applied to the optimization of magnet arrays for linear motors, where magnetic flux density must be controlled as intended for higher performance.

Future Plans

Fujitsu Laboratories will contribute to the further development of magnetic devices used in energy harvesting, etc., by implementing this technology as one of the professional services for Digital Annealer in fiscal 2020.


Source: Fujitsu Laboratories Limited 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

HPE Announces New HPC Factory in Czech Republic

May 18, 2022

A week ahead of ISC High Performance 2022 (set to be held in Hamburg, Germany), supercomputing heavyweight HPE has announced a major investment in sovereign European computing: its first European factory, housed in the C Read more…

Hyperion Study Tracks Rise and Impact of Linux Supercomputers

May 17, 2022

That supercomputers produce impactful, lasting value is a basic tenet among the HPC community. To make the point more formally, Hyperion Research has issued a new report, The Economic and Societal Benefits of Linux Super Read more…

ECP Director Doug Kothe Named ORNL Associate Laboratory Director

May 16, 2022

The Department of Energy's Oak Ridge National Laboratory (ORNL) has selected Doug Kothe to be the next Associate Laboratory Director for its Computing and Computational Sciences Directorate (CCSD), HPCwire has learned. K Read more…

Google Cloud’s New TPU v4 ML Hub Packs 9 Exaflops of AI

May 16, 2022

Almost exactly a year ago, Google launched its Tensor Processing Unit (TPU) v4 chips at Google I/O 2021, promising twice the performance compared to the TPU v3. At the time, Google CEO Sundar Pichai said that Google’s datacenters would “soon have dozens of TPU v4 Pods, many of which will be... Read more…

Q&A with Candace Culhane, SC22 General Chair and an HPCwire Person to Watch in 2022

May 14, 2022

HPCwire is pleased to present our interview with SC22 General Chair Candace Culhane, program/project director at Los Alamos National Lab and an HPCwire 2022 Person to Watch. In this exclusive Q&A, Culhane covers her Read more…

AWS Solution Channel

shutterstock 1103121086

Encoding workflow dependencies in AWS Batch

Most users of HPC or Batch systems need to analyze data with multiple operations to get meaningful results. That’s really driven by the nature of scientific research or engineering processes – it’s rare that a single task generates the insight you need. Read more…

Argonne Supercomputer Advances Energy Storage Research

May 13, 2022

The lack of large-scale energy storage bottlenecks many sources of renewable energy, such as sunlight-reliant solar power and unpredictable wind power. Researchers from Lawrence Livermore National Laboratory (LLNL) are w Read more…

HPE Announces New HPC Factory in Czech Republic

May 18, 2022

A week ahead of ISC High Performance 2022 (set to be held in Hamburg, Germany), supercomputing heavyweight HPE has announced a major investment in sovereign Eur Read more…

Google Cloud’s New TPU v4 ML Hub Packs 9 Exaflops of AI

May 16, 2022

Almost exactly a year ago, Google launched its Tensor Processing Unit (TPU) v4 chips at Google I/O 2021, promising twice the performance compared to the TPU v3. At the time, Google CEO Sundar Pichai said that Google’s datacenters would “soon have dozens of TPU v4 Pods, many of which will be... Read more…

Q&A with Candace Culhane, SC22 General Chair and an HPCwire Person to Watch in 2022

May 14, 2022

HPCwire is pleased to present our interview with SC22 General Chair Candace Culhane, program/project director at Los Alamos National Lab and an HPCwire 2022 Per Read more…

Supercomputing an Image of Our Galaxy’s Supermassive Black Hole

May 13, 2022

A supermassive black hole called Sagittarius A* (yes, the asterisk is part of it!) sits at the center of the Milky Way. Now, for the first time, we can see it. Read more…

Royalty-free stock illustration ID: 1919750255

Intel Says UCIe to Outpace PCIe in Speed Race

May 11, 2022

Intel has shared more details on a new interconnect that is the foundation of the company’s long-term plan for x86, Arm and RISC-V architectures to co-exist in a single chip package. The semiconductor company is taking a modular approach to chip design with the option for customers to cram computing blocks such as CPUs, GPUs and AI accelerators inside a single chip package. Read more…

Intel Extends IPU Roadmap Through 2026

May 10, 2022

Intel is extending its roadmap for infrastructure processors through 2026, the company said at its Vision conference being held in Grapevine, Texas. The company's IPUs (infrastructure processing units) are megachips that are designed to improve datacenter efficiency by offloading functions such as networking control, storage management and security that were traditionally... Read more…

Exascale Watch: Aurora Installation Underway, Now Open for Reservations

May 10, 2022

Installation has begun on the Aurora supercomputer, Rick Stevens (associate director of Argonne National Laboratory) revealed today during the Intel Vision event keynote taking place in Dallas, Texas, and online. Joining Intel exec Raja Koduri on stage, Stevens confirmed that the Aurora build is underway – a major development for a system that is projected to deliver more... Read more…

Intel’s Habana Labs Unveils Gaudi2, Greco AI Processors

May 10, 2022

At the hybrid Intel Vision event today, Intel’s Habana Labs team launched two major new products: Gaudi2, the second generation of the Gaudi deep learning training processor; and Greco, the successor to the Goya deep learning inference processor. Intel says that the processors offer significant speedups relative to their predecessors and the... Read more…

Nvidia R&D Chief on How AI is Improving Chip Design

April 18, 2022

Getting a glimpse into Nvidia’s R&D has become a regular feature of the spring GTC conference with Bill Dally, chief scientist and senior vice president of research, providing an overview of Nvidia’s R&D organization and a few details on current priorities. This year, Dally focused mostly on AI tools that Nvidia is both developing and using in-house to improve... Read more…

Royalty-free stock illustration ID: 1919750255

Intel Says UCIe to Outpace PCIe in Speed Race

May 11, 2022

Intel has shared more details on a new interconnect that is the foundation of the company’s long-term plan for x86, Arm and RISC-V architectures to co-exist in a single chip package. The semiconductor company is taking a modular approach to chip design with the option for customers to cram computing blocks such as CPUs, GPUs and AI accelerators inside a single chip package. Read more…

Facebook Parent Meta’s New AI Supercomputer Will Be ‘World’s Fastest’

January 24, 2022

Fresh off its rebrand last October, Meta (née Facebook) is putting muscle behind its vision of a metaversal future with a massive new AI supercomputer called the AI Research SuperCluster (RSC). Meta says that RSC will be used to help build new AI models, develop augmented reality tools, seamlessly analyze multimedia data and more. The supercomputer’s... Read more…

AMD/Xilinx Takes Aim at Nvidia with Improved VCK5000 Inferencing Card

March 8, 2022

AMD/Xilinx has released an improved version of its VCK5000 AI inferencing card along with a series of competitive benchmarks aimed directly at Nvidia’s GPU line. AMD says the new VCK5000 has 3x better performance than earlier versions and delivers 2x TCO over Nvidia T4. AMD also showed favorable benchmarks against several Nvidia GPUs, claiming its VCK5000 achieved... Read more…

In Partnership with IBM, Canada to Get Its First Universal Quantum Computer

February 3, 2022

IBM today announced it will deploy its first quantum computer in Canada, putting Canada on a short list of countries that will have access to an IBM Quantum Sys Read more…

Supercomputer Simulations Show How Paxlovid, Pfizer’s Covid Antiviral, Works

February 3, 2022

Just about a month ago, Pfizer scored its second huge win of the pandemic when the U.S. Food and Drug Administration issued another emergency use authorization Read more…

Nvidia Launches Hopper H100 GPU, New DGXs and Grace Superchips

March 22, 2022

The battle for datacenter dominance keeps getting hotter. Today, Nvidia kicked off its spring GTC event with new silicon, new software and a new supercomputer. Speaking from a virtual environment in the Nvidia Omniverse 3D collaboration and simulation platform, CEO Jensen Huang introduced the new Hopper GPU architecture and the H100 GPU... Read more…

PsiQuantum’s Path to 1 Million Qubits

April 21, 2022

PsiQuantum, founded in 2016 by four researchers with roots at Bristol University, Stanford University, and York University, is one of a few quantum computing startups that’s kept a moderately low PR profile. (That’s if you disregard the roughly $700 million in funding it has attracted.) The main reason is PsiQuantum has eschewed the clamorous public chase for... Read more…

Leading Solution Providers

Contributors

Nvidia Dominates MLPerf Inference, Qualcomm also Shines, Where’s Everybody Else?

April 6, 2022

MLCommons today released its latest MLPerf inferencing results, with another strong showing by Nvidia accelerators inside a diverse array of systems. Roughly fo Read more…

D-Wave to Go Public with SPAC Deal; Expects ~$1.6B Market Valuation

February 8, 2022

Quantum computing pioneer D-Wave today announced plans to go public via a SPAC (special purpose acquisition company) mechanism. D-Wave will merge with DPCM Capital in a transaction expected to produce $340 million in cash and result in a roughly $1.6 billion initial market valuation. The deal is expected to be completed in the second quarter of 2022 and the new company will be traded on the New York Stock... Read more…

Intel Announces Falcon Shores CPU-GPU Combo Architecture for 2024

February 18, 2022

Intel held its 2022 investor meeting yesterday, covering everything from the imminent Sapphire Rapids CPUs to the hotly anticipated (and delayed) Ponte Vecchio GPUs. But somewhat buried in its summary of the meeting was a new namedrop: “Falcon Shores,” described as “a new architecture that will bring x86 and Xe GPU together into a single socket.” The reveal was... Read more…

Industry Consortium Forms to Drive UCIe Chiplet Interconnect Standard

March 2, 2022

A new industry consortium aims to establish a die-to-die interconnect standard – Universal Chiplet Interconnect Express (UCIe) – in support of an open chipl Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

Nvidia Acquires Software-Defined Storage Provider Excelero

March 7, 2022

Nvidia has announced that it has acquired Excelero. The high-performance block storage provider, founded in 2014, will have its technology integrated into Nvidia’s enterprise software stack. Nvidia is not disclosing the value of the deal. Excelero’s core product, Excelero NVMesh, offers software-defined block storage via networked NVMe SSDs. NVMesh operates through... Read more…

India Launches Petascale ‘PARAM Ganga’ Supercomputer

March 8, 2022

Just a couple of weeks ago, the Indian government promised that it had five HPC systems in the final stages of installation and would launch nine new supercomputers this year. Now, it appears to be making good on that promise: the country’s National Supercomputing Mission (NSM) has announced the deployment of “PARAM Ganga” petascale supercomputer at Indian Institute of Technology (IIT)... Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire