GIGABYTE Brings Intel’s Next-Generation Processors To Market

July 12, 2017

TAIPEI, Taiwan, July 12, 2017 — GIGABYTE today announced its latest generation of servers based on Intel’s Skylake Purley architecture. This new generation brings a wealth of new options in scalability – across compute, network and storage – to deliver solutions for any application, from the enterprise to the data center to HPC.

This server series adopts Intel’s new product family – officially named the ‘Intel Xeon Scalable family‘ and utilizes its ability to meet the increasingly diverse requirements of the industry, from entry-level HPC to large scale clusters.. The major development in this platform is around the improved features and functionality at both the host and fabric levels. These enable performance improvements – both natively on chip and for future extensibility through compute, network and storage peripherals.  In practical terms, these new CPUs will offer up to 28 cores, and 48 PCIe lanes per socket.

GIGABYTE‘s new product offerings take advantage of the performance benefits that Intel has built in to target a range of segments. In particular, these target enterprise and cloud applications, with extensibility for advanced future HPC applications:

Increased Memory Bandwidth
The CPU architecture allows for up to 6 memory channels per socket (and 50% generation-on-generation increase) and a bandwidth of up to 2666MT/s. The architecture is also future-ready with the potential to support Apache Pass DIMM in 2018 – opening up potential memory bandwidth of  2933MT/s (1DP) on certain SKUs.

Increased Memory Capacity
Memory capacity is also increased with up to available 1.5TB per socket, which represents a 2x gen-on-gen increase. This is supported by new AVX-512 to boost performance.

Innovative New Storage and Networking Options
This CPU family is designed to enable:
– innovative storage through Intel’s Optane low-latency, non-volatile storage
– integrated QAT for improved compression and security
– improved networking through Omni-Path interconnect fabric as a CPU-integrated or standalone device
This also means that the 10% increase in I/O is not compromised by the fabric and can be used for additional storage or accelerators.

GIGABYTE’s R281-NO0 2U Flagship All-Flash Server

GIGABYTE‘s experienced design team has developed a series of systems incorporating both the advancements of Intel’s Xeon Scalable family and the unique design features that GIGABYTE is recognized for.

What’s New?

Optimized for high TDP – these systems are thermally designed with the highest rated bins in mind so that performance is impressive whichever Xeon Scalable CPU you choose. All systems in this series are supplied with stereo holes. They are also powered by 80+ Platinum (or above) PSUs to ensure over 90% power supply efficiency.

High Density Add-On SlotsGIGABYTE brings you the most options in terms of Full-Height, Half-Length/Low-profile/OCP slots for Intel Xeon Scalable systems in the market.

Modularised Backplanesall systems have a uniform backplane that is able to support exchangable expanders offering both SAS and U.2 (or a combination) to allow for custom expanders to meet different customer needs.

Environmental Compliance immediate adherence to new RoHS regulations introduced in July 2017

In addition, GIGABYTE’s systems continue to ship with:
 Tool-less design for ease of installation and management
– IPMI and Redfish compatibility designed in

GIGABYTE is excited to build on our close co-operation with Intel and act as an early supplier of this new scalable architecture”, said Etay Lee, GM, GIGABYTE. “We look forward to working with Intel to address new market segments with this innovative and extensible platform”.

Initially, GIGABYTE will offer 4 new 1U-form factor, and 4 new 2U-form factor systems, as well as 2 motherboard SKUs that support the Intel Xeon Scalable series. These offer a range of options for storage and expansion slots.
See the Product Info links below for more information and stay tuned for news on our upcoming GPGPU and 2U, 4 node systems based on this architecture!

GIGABYTE’s MD71-HB0 Xeon Scalable Motherboard

Product Information:
b2b.gigabyte.com/Rack-Server/Intel-Xeon-Scalable (Systems)
b2b.gigabyte.com/Server-Motherboard/Intel-Xeon-Scalable (Motherboard)

About GIGABYTE
GIGABYTE, headquartered in Taipei, Taiwan, is recognized as a global leading brand in the IT industry, with employees and business channels in almost every country. Founded in 1986, GIGABYTE started as a research and development team and has since taken the lead in the world’s motherboard and graphics card markets. On top of Motherboards and Graphics cards, GIGABYTE further expanded its product portfolio to include PC Components, PC Peripherals, Laptops, Desktop PCs, Network Communications, Servers & Datacenter systems and Mobile Phones to serve each facet of the digital life in the home and office. Everyday GIGABYTE aims to “Upgrade Your Life” with innovative technology, exceptional quality, and unmatched customer service.


Source: GIGABYTE

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a community infrastructure in support of machine learning research Read more…

By John Russell

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This