IEEE International Conference on Cluster Computing Issues Call for Papers

December 18, 2013

Dec. 18 — Clusters have become the workhorse for computational science and engineering research, powering innovation and discovery that advance science and society. They are the base for building today’s rapidly evolving cloud and HPC infrastructures, and are used to solve some of the most complex problems. The challenge to make them scalable, efficient, and more functional requires the joint effort of the cluster community in the areas of cluster system design, management and monitoring, at hardware, system, middleware, and application level.

2014 Highlight: Cluster Support for Big Data

The evolution of cluster technologies is expected to substantially impact emerging research areas, such as the increasingly important Data Science field. Therefore, we have chosen this year to highlight research topics expected to bring substantial progress in the way clusters can help in addressing Big Data challenges. Specific topics are dedicated to this direction within all conference tracks alongside more traditional topics. In addition, special tutorials and workshops will focus on cluster technologies for Big Data storage and processing.

New this year: Student Mentoring Track

Today’s Master and PhD students are our future colleagues. The future development of cluster, grid and could computing falls on their shoulders. The Cluster conference is proud to contribute to their education through a specific mentoring program all along the week. This program will include a Poster Master Class delivered by renowned researchers, to improve their poster making and presentation skills. It will also include specific VIP scientific sessions, delivered by first-class lecturers introducing them to their vision of the field, and private question quarters, to give them a chance to ask their questions to plenary speakers after their keynotes. Also, a special “Looking to my future” session will be organized with cluster-oriented company VIPs to tell students the latest opportunities for positions in this area, and how to earn them. Last by not least, special student socializing events will be organized, and various Best-*-Awards offered.

Cluster 2014 is hosted in Madrid, Spain. Attendees will have access to the latest developments in cluster computing technologies and practices. Join the cluster computing community, and discuss new directions, opportunities and ideas that will influence its future. Cluster 2014 welcomes paper submissions on innovative work from researchers and practitioners in academia, government, and industry that describe original research and development efforts in cluster computing.

All papers will be evaluated for their originality, technical depth and correctness, potential impact, relevance to the conference, and quality of presentation. Research papers must clearly demonstrate research contributions and novelty, while experience reports must clearly describe lessons learned and demonstrate impact.

Major topics of interest include, but are not limited to:

Track 1: Cluster Design, Configuration and Administration

  • Cluster Architecture for Big Data storage and processing
  • Energy-efficient cluster architectures
  • Node and system architecture
  • Packaging, power and cooling
  • Visualization clusters and tiled displays
  • GPU and hybrid CPU/GPU clusters
  • Interconnect/memory architectures
  • Single system image clusters
  • Administration and maintenance tools

Track 2: Cluster Software, Middleware, Tools

  • Middleware for Big Data management
  • Big Data visualization tools
  • Performance modeling for Big Data processing
  • Performance evaluation, analysis and optimization
  • Cloud-enabling cluster technologies and virtualization
  • Energy-efficient middleware
  • Protocols, libraries, and interfaces
  • Lightweight communication protocols
  • Security
  • Resource and job management
  • Scheduling and load balancing
  • Reliability and high-availability architecture
  • Fault tolerance, checkpointing and recovery
  • Cost and performance implications of reliability
  • Software environments and tools

Track 3: Cluster Storage and File Systems

  • Cluster support for Big Data processing
  • Cloud storage for Big Data
  • Storage support for Data-intensive computing
  • Storage cluster architectures
  • File systems and I/O libraries

Track 4: Cluster Applications

  • Programming models for Big Data processing
  • Big Data Application studies on cluster architectures
  • HPC Applications on GPUs
  • Programming languages and environments
  • Hybrid programming techniques (MPI+OpenMP, MPI+OpenCL, etc.)
  • Benchmarking & profiling tools
  • Performance prediction & modeling 

Paper Submission

Paper Format: Since the camera-ready version of accepted papers must be compliant with the IEEE Xplore format for publication, submitted papers must conform to the following Xplore layout, page limit, and font size.

Important Dates

  • Abstracts (required) due: April 24, 2014
  • Full Papers Due: May 2, 2014
  • Paper Acceptance Notification: June 30, 2014

Organization

María S. Pérez, UPM, Madrid, General Chair

Call for Workshops

Workshops will be held Friday 26 September 2014.

The conference is particularly interested in workshops related to:

  • Current and future directions in cluster technology, including hardware, software, networks, data, and storage
  • Clusters driving innovation in industrial and academic research
  • Clusters in education and outreach (both formal education and outreach efforts, as well as how the community can help educate and train a twenty-first century workforce)
  • Clusters and clouds in cyberinfrastructure (eScience/eResearch) strategy
  • Clusters in distributed visualization

Workshop submissions should be a small number of pages, including the following content:

  • Title
  • Names and affiliations of organizers
  • If held previously, when and in which venues? How many people attended? How many submissions/papers?
  • How workshop is to be advertised
  • How papers/workshop will be published
  • Proposed agenda
  • Proposed speakers or from where speakers will be drawn
  • Proposed program committee, if applicable

The expected workshop schedule is:

  • Workshop proposals due: 3 March 2014
  • Workshop decisions announced: 24 March 2014
  • Camera-ready workshop papers due, if published in conference proceedings: TBD

Questions and submissions:

Daniel S. Katz, University of Chicago & Argonne National Laboratory
 d.katz@ieee.org
 Cluster 2014 Workshops Chair

Call for Tutorials

Experts in cluster computing are invited to share their expertise with the community by submitting proposals for tutorials to be presented at the Cluster 2014 conference that will be held on September 22-26, 2014 in Madrid, Spain. The Cluster 2014 tutorials program will give attendees the opportunity to explore in depth a broad range of topics on the design of clusters and related technologies and on effectively managing or using cluster resources and services. Cluster 2014 invites proposals for tutorials, either full day (six hours) or half-day (three hours). All tutorials will be presented on September 22, 2014.

Topics

Topics of interest include but are not limited to cluster node and system architecture, GPU clusters, cluster management tools, cluster distributed operating systems, single system image systems, memory management, data management, storage systems, distributed and parallel file systems, I/O libraries, high performance networks, communication systems, resource and job management systems, scheduling and load balancing, virtualization, IaaS and PaaS cloud software, parallel programming models and runtimes, programming language and environments, security, fault-tolerance, checkpointing and high availability, power management and cooling, performance evaluation, analysis and optimization, benchmarking, gateways, visualization, web service hosting, data analytics frameworks, computational science, Grids…

Cluster 2014 technical program highlights cluster support for Big Data problems. Tutorials related to this topic are particularly welcome.

Submission Guidelines

Proposals should contain the following material

A 3-page description including:

  • Unordered List Item
  • A title, an abstract (400 words maximum) & a syllabus
  • Discussion of the topic’s relevance
  • Goals and any demos and exercises
  • A description of the target audience
  • Prerequisite background and content level
  • An indication of half-day or full-day duration
  • A listing of equipment needs. For example, proposals might list a projector for just a presentation, or a projector and workstations with minimum specifications for a hands-on tutorial.
  • A slide deck from a recent tutorial (if one exists) or a draft slide deck
  • If applicable, details on when/where the tutorial has been presented before, including attendance numbers.
  • A brief bio-sketch (2 pages per presenter).

Please note that the number of presenters is limited to 2 for a half-day tutorial and to 3 for full day tutorial.

A single pdf file with all the material described above should be submitted to the Cluster 2014 conference on-line submission system under the tutorial track: https://www.easychair.org/conferences/?conf=ieeecluster2014

Important Dates

Submission: May 19, 2014

Notification of acceptance: June 13, 2014

Cluster 2014 Tutorial Chair

Christine Morin, Inria, France

Tutorial Committee

Stephen Scott, ORNL, USA

Florin Isaila, University Carlos III, Spain

—–

Source: TACC

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This