IIT Professor Establishes New Mathematical Model for Reducing Data Access Delay

March 11, 2014

CHICAGO, Ill., March 11 — As the amount of data grows ever larger but memory speed continues to greatly lag CPU speed, Xian-He Sun, Distinguished Professor of Computer Science at Illinois Institute of Technology and creator of Sun-Ni’s law—one of three scalable computing laws along with Amdahl’s law and Gustafson’s law—has established a new mathematical model for reducing data access delay.

Called “Concurrent Average Memory Access Time (C-AMAT),” it promises to cut the penalty associated with accessing data and increase speed by up to 100 times through parallel memory access, which in turn will create a “break” in  the memory-wall problem. A paper on C-AMAT is forthcoming in the Institute of Electrical and Electronics Engineers (IEEE) Computer Society’s Computer magazine and can be viewed at http://www.computer.org/csdl/mags/co/preprint/06560068-abs.html.

“There’s no question the primary limits on computing performance—from mobile phones to supercomputers—are the costs associated with data movement,” said Andrew A. Chien, the William Eckhardt Professor in Computer Science and Senior Fellow in the Computation Institute at the University of Chicago, and Senior Computer Scientist at the Argonne National Laboratory.  Before moving to University of Chicago, Chien was vice president of research at Intel Corporation.

“Dr. Sun’s work attacks the critical problem of understanding and modeling data movement costs and systems performance and thus may enable better performing software (today) and improved hardware designs in the future.”

During the last four decades, CPU speed increase has been following Moore’s law, increasing 52 percent per year and doubling every 18 months. But memory speed is only increasing nine percent per year, and disk speed is even more behind, increasing an average of only six percent per year. Memory speed currently is about 400 times slower than CPU speed. That forms a wall for data movement and processing.

The data tsunami compounded with the memory-wall problem makes data management the primary concern of computing systems today, in terms of both performance and energy consumption. Computer science researchers increasingly are facing the need to rethink the design of computing systems from the conventional computing-centric view to a data-centric view.

While scientists search for solutions, they have found the value of the memory-bounded speedup model, or Sun-Ni’s law, established by Xian-He Sun and Lionel Ni in 1990. In 1989, Intel developed the first processor with on-chip caches in response to the memory-wall problem. Cache is a small but fast special hardware device to hold data temporarily and make it more easily accessible.

In response, Sun and Ni introduced the memory-bounded formulation stating that the computing speed will be bounded by the on-chip memory or on-chip cache. A quantitative mathematical memory-bound function is presented for the tradeoff between memory, computing, and the effectiveness of the algorithm design in utilizing the cache architecture. Sun-Ni’s law was introduced in advanced computer architecture textbooks in the 1990, and widely used in memory-bound-concerned algorithm design in the 2000s. In the 2010s, with the emergence of the big data problem, Sun-Ni’s law appeared in popular magazines such as PC Magazine.

Sun’s recent work on C-AMAT is the first formal mathematical model to promote and evaluate the concept of parallel memory for reducing data access delay via explicit parallel data access.

C-AMAT is a vital tool to mitigate the memory-wall effect and to improve memory system performance. There are only a handful fundamental formulas in computing architecture and algorithm design. AMAT is one of them. AMAT states that if the desired data is in cache (hit), then you get the data quickly; otherwise (miss), you get a cache miss penalty. Due to the memory-wall problem, the miss penalty will be big. So architecture and algorithm design focuses on reducing cache misses. With C-AMAT and parallel memory access, however, depending on if there is a hit occurring at the same time, a miss may or may not have a penalty. C-AMAT would change the focus of architecture and algorithm design from reducing cache misses to increasing data access parallelism. It provides a formulation to evaluate the effectiveness of the concurrency of each memory layer toward the final performance of parallel data access.

“The most profound research is not the design of the fastest algorithm for a given problem; it is revealing a fundamental computing property so hundreds or even thousands of algorithms can be developed upon it,” Sun said.

Sun has been working on memory access issues for 20 years. During this period, his research has been continuously supported by the National Science Foundation (NSF) and other government agencies.

Sun’s research is both application-driven and technology-driven. For the former, he and his research group have developed a series of software systems. These include the software packages of IOSIG: I/O Signatures Based Data Access Optimization, PFS-IOC: Server-side I/O-Coordination in Parallel File System, GHS: Grid Harvest Service, and Network Bandwidth Predictor (NBP), etc. For the latter, his contributions include the abovementioned Sun-Ni Law (1990), C-AMAT (2013), the algorithm-machine combination scalability, the general speed-up metric, an extended Amdahl’s law for multicore systems, and the memory Access Per Cycle (APC) performance metric, for measure memory parallelism (2011).

Sun is an IEEE Fellow for his contributions to memory-bounded performance metrics and scalable parallel computing, and a senior member of the Association for Computing Machinery (ACM). He has been the chair of the Department of Computer Science at IIT since fall 2009.

Founded in 1890, IIT is a Ph.D.-granting university offering degrees in engineering, sciences, architecture, psychology, design, humanities, business, and law. IIT’s interprofessional, technology-focused curriculum is designed to advance knowledge through research and scholarship, to cultivate invention improving the human condition, and to prepare students from throughout the world for a life of professional achievement, service to society, and individual fulfillment. Visit www.iit.edu.

—–

Source: Illinois Institute of Technology

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Long Flights to Cluster Fights: Meet the Asian Student Cluster Teams

November 22, 2017

Five teams from Asia traveled thousands of miles to compete at the SC17 Student Cluster Competition in Denver. Our cameras were there to meet ‘em, greet ‘em, and grill ‘em about their clusters and how they’re doi Read more…

By Dan Olds

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open question. The latest geo-region to throw its hat in the quantum co Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshop Read more…

By Andrew Jones

HPE Extreme Performance Solutions

HPE Wins “Best HPC Server” for the Apollo 6000 Gen10 System

Hewlett Packard Enterprise (HPE) was nominated for 14 HPCwire Readers’ and Editors’ Choice Awards—including “Best High Performance Computing (HPC) Server Product or Technology” and “Top Supercomputing Achievement.” The HPE Apollo 6000 Gen10 was named “Best HPC Server” of 2017. Read more…

Turnaround Complete, HPE’s Whitman Departs

November 22, 2017

Having turned around the aircraft carrier the Silicon Valley icon had become, Meg Whitman is leaving the helm of a restructured Hewlett Packard. Her successor, technologist Antonio Neri will now guide what Whitman assert Read more…

By George Leopold

Long Flights to Cluster Fights: Meet the Asian Student Cluster Teams

November 22, 2017

Five teams from Asia traveled thousands of miles to compete at the SC17 Student Cluster Competition in Denver. Our cameras were there to meet ‘em, greet ‘em Read more…

By Dan Olds

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC Read more…

By Andrew Jones

SC Bids Farewell to Denver, Heads to Dallas for 30th Anniversary

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visit Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some Read more…

By Doug Black

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s a Read more…

By Dan Olds

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at S Read more…

By Doug Black

Nvidia Focuses Its Cloud Containers on HPC Applications

November 14, 2017

Having migrated its top-of-the-line datacenter GPU to the largest cloud vendors, Nvidia is touting its Volta architecture for a range of scientific computing ta Read more…

By George Leopold

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

SC17 Booth Video Tours

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Share This