Intel Outlines Its Upcoming AI and HPC Sessions at ISC

June 19, 2018

June 19, 2018 — Intel is excited to be a part of ISC High Performance 2018 in Frankfurt, Germany, June 25–28. ISC brings together academic and commercial disciplines to share knowledge in the field of high performance computing. Intel’s presence at the event will include keynotes, sessions, and booth demos that will be focused on the future of HPC technology, including Artificial Intelligence (AI) and visualization. Also featured in the Intel booth: The Intel Collaboration Hub hosting eight in-booth panel discussions and 25 Intel and partner presentations.

Throughout Intel’s presence at ISC, they will showcase how the industry and the world are entering an advanced era of HPC that now includes AI technologies. The data and algorithmic innovations powered with deep learning have led to a sharp increase in the need for compute. As deep learning and other AI techniques evolve with massive data sets and image sizes, they will continue to require high compute power that scales to the size of HPC infrastructures. Intel will showcase how it’s helping AI developers, data scientists and HPC programmers transform industries such as healthcare, retail and finance by tapping into HPC to power the AI solutions of today and the future.

Key Intel Sessions

Keynote: Supercomputing Circa 2025
Dr. Raj Hazra, Corporate Vice President at Intel, will discuss emerging technologies that will accelerate discovery and innovation. The convergence of AI, analytics and simulation and modeling provide new opportunities and challenges for every organization and will require new system architecture for HPC. Dr. Hazra will explore new system level architecture approaches that will help global HPC leaders reach new breakthroughs in system performance and capabilities.

Speaker: Raj Hazra, Corporate Vice President at Intel
Date: Monday, June 25, 2018
Time: 6:00 to 6:45 p.m.
Location: Panorama 2, Forum

Keynote at the HP-CAST Event: New Era in HPC
Trish Damkroger, Vice President, Data Center Group, General Manager, Technical Computing Initiative, Enterprise and Government at Intel will keynote at the HP-CAST, HPE’s user group meeting for high performance computing on the New Era in HPC. She will discuss the changing landscape of technical computing, key trends in HPC, and the convergence of HPC-AI-HPDA that is transforming the industry and ensuring technical computing continues to fulfill its potential as a scientific tool for insight and innovation. Trish will also provide an overview of Intel’s technical computing strategy, products, and ecosystem collaborations that are driving this transformation.

Speaker: Trish Damkroger, Vice President, Data Center Group, General Manager, Technical Computing Initiative, Enterprise and Government at Intel
This keynote will take place at the HP-CAST event.

Machine Learning Day at ISC
Within the last few years, machine learning has become a vital topic within the HPC community. Vendors see the development as an opportunity to expand their high-performance solutions into a new and fast-growing market, and traditional HPC users are incorporating these techniques into their workflows to speed processing and extract greater insights. ISC High Performance will provide a special focus on this subject matter with a one-day track on Wednesday, June 27, where Pradeep Dubey, Intel Fellow at Intel Labs and the Director of the Parallel Computing Lab, will speak in the following session:

Session: On Scale-out Deep Learning Training for Cloud and HPC
Pradeep Dubey, Intel Fellow at Intel Labs and the Director of the Parallel Computing Lab will be one of the featured speakers for Machine Learning Day at ISC. He will discuss how the exponential growth of Artificial Intelligence (AI) and Deep Learning (DL) has accelerated the need for training deep neural networks in hours or even minutes. This can only be achieved through scalable and efficient distributed training, since a single node/card cannot satisfy the compute, memory, and I/O requirements of today’s state-of-the-art neural networks. However, scaling Stochastic Gradient Descent (SGD) is still a challenging problem and requires continued research/development. This entails innovations spanning algorithms, frameworks, communication libraries, and system design. In this talk, Pradeep will describe the philosophy, design, and implementation of Intel Machine Learning Scalability Library (MLSL), support in popular DL frameworks, and present proof-points demonstrating scaling DL training on 100s to 1000s of nodes across Cloud and HPC systems.

Speaker: Pradeep Dubey, Intel Fellow at Intel Labs
Session: Scalable Machine Learning Systems
Time: Wednesday, June 27, 1:45 to 2:15 p.m.
Location: Panorama 2

Intel booth activities located in Messe Frankfurt, Hall 3 (upper level) F-930

The Intel Collaboration Hub, located inside the Intel booth, will be the place to get updates from Intel, meet experts, experience panel discussions, and see the latest from Intel. Below are two panel discussion highlights. Click the link below to see the full schedule:

Panel: Intel Select Solutions – Intro to Professional Visualization 
Hosts: Jeff Jeffers, Senior Director, Senior Principle Engineer, Visualization Engineering at Intel; Ullrich Becker-Lemgau, Technical Marketing Engineer, Intel; and Werner Krotz-Vogel, Technical Marketing Manager, Intel
Time: 11 a.m.
Location: Intel Collaboration Hub inside the Intel booth

Panel: Convergence of AI and HPC
Host: Binay Ackalloor, Director, Business Development, Artificial Intelligence & Machine Learning at Intel
Time: 12 p.m.
Location: Intel Collaboration Hub inside the Intel booth

Please see the full schedule of the Intel Collaboration Hub speakers and panels below.

Intel ISC Booth Demos

Demo: AI on IA—Brain Tumor Segmentation
See an interactive demo of a solution built by Intel to help identify brain tumors. This solution uses deep CNNs to segment brain tumors in 2D MRI images, using 2016 Brain and Tumor Segmentation (BraTS) dataset and containing 31,000 2D MRI scans at 240×240 pixel resolution. Each brain has 255 slices, and the dataset represents ~120 individuals. Intel will deliver a flexible deployment architecture that provides great performance and T.C.O for GE Imaging C.T. group to deliver deep learning applications for their imaging modalities. The result is a trained model that is able to segment brain tumors just as well as a neuroradiologist. Intel then passes along the final MRI images and segmentation maps to EchoPixel for visualization.

Demo: Defined Visualization
See the latest Intel Select Solution that uses software-defined visualization and state-of-the-art Intel ingredients for modeling with visualization of even the most complex and large data sizes. The demo will showcase automotive CFD Analysis with OpenFOAM, ParaView v5.5 using OSPRay to demonstrate high visual fidelity of software-defined visualization using ray tracing to display an animation of airflow over a moving vehicle.

Demo: Application Acceleration with FPGA 
This demo is built around the Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA (Intel PAC with Intel Arria 10 GX FPGA) and demonstrates how FPG-based processing provides high performance and low power. See how to dynamically configure an FPGA to run multiple functions or workloads using partial reconfiguration. The workloads run on the FPGA will be file compression, genome sequencing, image recognition, and video segmentation. The demo will use the Intel PAC with Intel Arria 10 GX FPGA, a robust collection of software, firmware, and tools to make it easier to use Intel FPGAs for workload optimization. The Acceleration Stack abstracts the FPGA design, enabling software application developers to leverage the benefits of FPGAs.

Demo: Distributed Deep Reinforcement Learning on CPU
An Adam optimization algorithm with a batch size of up to 2048 is a viable choice for carrying out large scale machine learning computations. See how this optimization is used to train an Atari agent to play games, which resulted in substantially decreasing the training time. The results were collected using a multi-node Intel Xeon processor-based cluster (formerly codenamed Haswell) and the optimized TensorFlow for Intel architecture. We will demonstrate the progress of the training model, including detailed hardware configuration and software stack, as well as visualization of all critical parameters of the training algorithm and their progress over time.

Attendees can engage with Intel in various sessions (see the ISC schedule) and in the Intel booth (Messe Frankfurt, Hall 3 (upper level) F-930).

The full Intel Collaboration Hub schedule (taking place in Messe Frankfurt, Hall 3 (upper level) F-930) can be found at this link.


Source: Intel

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Red Hat’s Disruption of CentOS Unleashes Storm of Dissent

January 22, 2021

Five weeks after angering much of the CentOS Linux developer community by unveiling controversial changes to the no-cost CentOS operating system, Red Hat has unveiled alternatives for affected users that give them severa Read more…

By Todd R. Weiss

China Unveils First 7nm Chip: Big Island

January 22, 2021

Shanghai Tianshu Zhaoxin Semiconductor Co. is claiming China’s first 7-nanometer chip, described as a leading-edge, general-purpose cloud computing chip based on a proprietary GPU architecture. Dubbed “Big Island Read more…

By George Leopold

HiPEAC Keynote: In-Memory Computing Steps Closer to Practical Reality

January 21, 2021

Pursuit of in-memory computing has long been an active area with recent progress showing promise. Just how in-memory computing works, how close it is to practical application, and what are some of the key opportunities a Read more…

By John Russell

HiPEAC’s Vision for a New Cyber Era, a ‘Continuum of Computing’

January 21, 2021

Earlier this week (Jan. 19), HiPEAC — the European Network on High Performance and Embedded Architecture and Compilation — published the 8th edition of the HiPEAC Vision, detailing an increasingly interconnected computing landscape where complex tasks are carried out across multiple... Read more…

By Tiffany Trader

Supercomputers Assist Hunt for Mysterious Axion Particle

January 21, 2021

In the 1970s, scientists theorized the existence of axions: particles born in the hearts of stars that, when exposed to a magnetic field, become light particles, and which may even comprise dark matter. To date, however, Read more…

By Oliver Peckham

AWS Solution Channel

Fire Dynamics Simulation CFD workflow on AWS

Modeling fires is key for many industries, from the design of new buildings, defining evacuation procedures for trains, planes and ships, and even the spread of wildfires. Read more…

Intel® HPC + AI Pavilion

Intel Keynote Address

Intel is the foundation of HPC – from the workstation to the cloud to the backbone of the Top500. At SC20, Intel’s Trish Damkroger, VP and GM of high performance computing, addresses the audience to show how Intel and its partners are building the future of HPC today, through hardware and software technologies that accelerate the broad deployment of advanced HPC systems. Read more…

Researchers Train Fluid Dynamics Neural Networks on Supercomputers

January 21, 2021

Fluid dynamics simulations are critical for applications ranging from wind turbine design to aircraft optimization. Running these simulations through direct numerical simulations, however, is computationally costly. Many Read more…

By Oliver Peckham

Red Hat’s Disruption of CentOS Unleashes Storm of Dissent

January 22, 2021

Five weeks after angering much of the CentOS Linux developer community by unveiling controversial changes to the no-cost CentOS operating system, Red Hat has un Read more…

By Todd R. Weiss

HiPEAC Keynote: In-Memory Computing Steps Closer to Practical Reality

January 21, 2021

Pursuit of in-memory computing has long been an active area with recent progress showing promise. Just how in-memory computing works, how close it is to practic Read more…

By John Russell

HiPEAC’s Vision for a New Cyber Era, a ‘Continuum of Computing’

January 21, 2021

Earlier this week (Jan. 19), HiPEAC — the European Network on High Performance and Embedded Architecture and Compilation — published the 8th edition of the HiPEAC Vision, detailing an increasingly interconnected computing landscape where complex tasks are carried out across multiple... Read more…

By Tiffany Trader

Saudi Aramco Unveils Dammam 7, Its New Top Ten Supercomputer

January 21, 2021

By revenue, oil and gas giant Saudi Aramco is one of the largest companies in the world, and it has historically employed commensurate amounts of supercomputing Read more…

By Oliver Peckham

President-elect Biden Taps Eric Lander and Deep Team on Science Policy

January 19, 2021

Last Friday U.S. President-elect Joe Biden named The Broad Institute founding director and president Eric Lander as his science advisor and as director of the Office of Science and Technology Policy. Lander, 63, is a mathematician by training and distinguished life sciences... Read more…

By John Russell

Pat Gelsinger Returns to Intel as CEO

January 14, 2021

The Intel board of directors has appointed a new CEO. Intel alum Pat Gelsinger is leaving his post as CEO of VMware to rejoin the company that he parted ways with 11 years ago. Gelsinger will succeed Bob Swan, who will remain CEO until Feb. 15. Gelsinger previously spent 30 years... Read more…

By Tiffany Trader

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

By John Russell

Intel ‘Ice Lake’ Server Chips in Production, Set for Volume Ramp This Quarter

January 12, 2021

Intel Corp. used this week’s virtual CES 2021 event to reassert its dominance of the datacenter with the formal roll out of its next-generation server chip, the 10nm Xeon Scalable processor that targets AI and HPC workloads. The third-generation “Ice Lake” family... Read more…

By George Leopold

Esperanto Unveils ML Chip with Nearly 1,100 RISC-V Cores

December 8, 2020

At the RISC-V Summit today, Art Swift, CEO of Esperanto Technologies, announced a new, RISC-V based chip aimed at machine learning and containing nearly 1,100 low-power cores based on the open-source RISC-V architecture. Esperanto Technologies, headquartered in... Read more…

By Oliver Peckham

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

By John Russell

Azure Scaled to Record 86,400 Cores for Molecular Dynamics

November 20, 2020

A new record for HPC scaling on the public cloud has been achieved on Microsoft Azure. Led by Dr. Jer-Ming Chia, the cloud provider partnered with the Beckman I Read more…

By Oliver Peckham

NICS Unleashes ‘Kraken’ Supercomputer

April 4, 2008

A Cray XT4 supercomputer, dubbed Kraken, is scheduled to come online in mid-summer at the National Institute for Computational Sciences (NICS). The soon-to-be petascale system, and the resulting NICS organization, are the result of an NSF Track II award of $65 million to the University of Tennessee and its partners to provide next-generation supercomputing for the nation's science community. Read more…

Is the Nvidia A100 GPU Performance Worth a Hardware Upgrade?

October 16, 2020

Over the last decade, accelerators have seen an increasing rate of adoption in high-performance computing (HPC) platforms, and in the June 2020 Top500 list, eig Read more…

By Hartwig Anzt, Ahmad Abdelfattah and Jack Dongarra

Aurora’s Troubles Move Frontier into Pole Exascale Position

October 1, 2020

Intel’s 7nm node delay has raised questions about the status of the Aurora supercomputer that was scheduled to be stood up at Argonne National Laboratory next year. Aurora was in the running to be the United States’ first exascale supercomputer although it was on a contemporaneous timeline with... Read more…

By Tiffany Trader

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

By Doug Black

Programming the Soon-to-Be World’s Fastest Supercomputer, Frontier

January 5, 2021

What’s it like designing an app for the world’s fastest supercomputer, set to come online in the United States in 2021? The University of Delaware’s Sunita Chandrasekaran is leading an elite international team in just that task. Chandrasekaran, assistant professor of computer and information sciences, recently was named... Read more…

By Tracey Bryant

Leading Solution Providers

Contributors

Top500: Fugaku Keeps Crown, Nvidia’s Selene Climbs to #5

November 16, 2020

With the publication of the 56th Top500 list today from SC20's virtual proceedings, Japan's Fugaku supercomputer – now fully deployed – notches another win, Read more…

By Tiffany Trader

Texas A&M Announces Flagship ‘Grace’ Supercomputer

November 9, 2020

Texas A&M University has announced its next flagship system: Grace. The new supercomputer, named for legendary programming pioneer Grace Hopper, is replacing the Ada system (itself named for mathematician Ada Lovelace) as the primary workhorse for Texas A&M’s High Performance Research Computing (HPRC). Read more…

By Oliver Peckham

At Oak Ridge, ‘End of Life’ Sometimes Isn’t

October 31, 2020

Sometimes, the old dog actually does go live on a farm. HPC systems are often cursed with short lifespans, as they are continually supplanted by the latest and Read more…

By Oliver Peckham

Gordon Bell Special Prize Goes to Massive SARS-CoV-2 Simulations

November 19, 2020

2020 has proven a harrowing year – but it has produced remarkable heroes. To that end, this year, the Association for Computing Machinery (ACM) introduced the Read more…

By Oliver Peckham

Nvidia and EuroHPC Team for Four Supercomputers, Including Massive ‘Leonardo’ System

October 15, 2020

The EuroHPC Joint Undertaking (JU) serves as Europe’s concerted supercomputing play, currently comprising 32 member states and billions of euros in funding. I Read more…

By Oliver Peckham

Intel Xe-HP GPU Deployed for Aurora Exascale Development

November 17, 2020

At SC20, Intel announced that it is making its Xe-HP high performance discrete GPUs available to early access developers. Notably, the new chips have been deplo Read more…

By Tiffany Trader

Nvidia-Arm Deal a Boon for RISC-V?

October 26, 2020

The $40 billion blockbuster acquisition deal that will bring chipmaker Arm into the Nvidia corporate family could provide a boost for the competing RISC-V architecture. As regulators in the U.S., China and the European Union begin scrutinizing the impact of the blockbuster deal on semiconductor industry competition and innovation, the deal has at the very least... Read more…

By George Leopold

HPE, AMD and EuroHPC Partner for Pre-Exascale LUMI Supercomputer

October 21, 2020

Not even a week after Nvidia announced that it would be providing hardware for the first four of the eight planned EuroHPC systems, HPE and AMD are announcing a Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This