Internet2 Announces 2017 Inclusivity Initiative Scholarship Recipients

October 13, 2017

WASHINGTON, Oct. 13, 2017 — Internet2 announced six recipients of the Inclusivity Initiative Scholarship ahead of its annual technical meeting, the Internet2 Technology Exchange, taking place next week in San Francisco from October 15-18. The scholarship recognizes talented individuals seeking opportunities to gain hands-on technical experience, and spotlights women in the field of information technology and their efforts to use technology to serve research and education at their individual institutions.

This year’s winners are:

  • Gabriella Perez, research technology compliance specialist, University of Iowa
  • Forough Ghahramani, associate director, Rutgers Discovery Informatics Institute
  • Jessica Shaffer, network support engineer, Georgia Institute of Technology
  • Julia Staats, associate core engineer, CENIC
  • Kayla Pierson, designer and user experience specialist, University of Montana
  • Sarvani Chadalapaka, HPC administrator, University of California, Merced

The scholarship covers travel expenses, hotel accommodation, and conference registration for the 2017 Technology Exchange meeting. Funding for this year’s award is made possible by Cirrus IdentityCisco SystemsDuo SecurityInternet2 and Fortinet.

“The main goal of the Inclusivity Initiative Scholarship is to increase the meaningful participation of people who are underrepresented in the information technology field, from both the national and global research and education communities, at conferences and technical meetings,” said Ana Hunsinger, Internet2’s vice president of community engagement. “All the winners were nominated by a senior administrator at their home institution who believes in the importance of supporting inclusivity and mentoring colleagues who are just starting their career or thinking about ways to grow in the profession. Ensuring their attendance at technical conferences gives them the opportunity to engage with the larger community on the shared implementation challenges and best common practices.”

The Technology Exchange convenes over 650 attendees from more than 250 institutions, 17 countries, and 46 states including network engineers, technologists, architects, scientists, operators, and administrators in the fields of advanced networking, trust and identity, information security, applications for research, and web-scale computing.

Perez, Ghahramani, Shaffer, Staats, Pierson, and Chadalapaka will be recognized during the keynote address on Monday, October 16. A full list of the 2017 Internet2 Inclusivity Initiative Scholarship winners, along with their bios, appears below:

Gabriella Perez

Gabriella Perez joined the ITS-Research Services at the University of Iowa as research technology compliance specialist in May 2017. While her position continues to develop and evolve, Gabriella works as a campus liaison – identifying and marketing new IT services, assisting with data management planning, working with the IT Security Office to ensure research data is kept safe, serving on the Institutional Review Board as a technology advocate, and helping researchers find compliant technology solutions. More recently, she’s been focusing her efforts on creating IT requirements for export-controlled data as well as aiding in the implementation of the NIST 800-171 security requirements for several institutional software services. After Gabriella graduated from the University of Iowa, she worked at Epic and Transamerica before returning to the Iowa campus.

Forough Ghahramani

Forough Ghahramani is associate director of Rutgers Discovery Informatics Institute (RDI2). Prior to her role in academia, she was a principal of life sciences computing, and worked at Hewlett Packard in senior engineering and management positions. As a leader in higher education, technologist, and entrepreneur, Forough’s diversified career experience includes higher education management, program development, project management, strategic alliances, software engineering, bioinformatics, and organization-wide information technology planning.

Forough has a doctorate in higher education management from University of Pennsylvania, an MBA in marketing from DePaul University, master’s degree in computer science from Villanova University, and bachelor’s degree in mathematics with a minor in biology from Pennsylvania State University. As a female trailblazer in STEM innovation and entrepreneurship, Forough is consulted on the state, national, and international levels in various capacities, including workforce development strategies and entrepreneurship programs for women. Forough is also the chair of Women Impacting Public Policy Education Foundation Board, chair of Institute of Electrical and Electronics Engineers’ Women in Engineering Princeton, chair of Association of University Technology Managers’ Women Inventors Metrics Committee, member of Society of Women Engineers Public Policy, and member of Women’s Center for Entrepreneurship Corporation.

Kayla Pierson

Kayla is a designer and user experience specialist with the web team at the University of Montana, assisting with design, development, and support. She is the university’s design lead focused on brand continuity and user experience for web presence and mobile applications. She plays a large role in continuing to grow UM’s content management system and developing a modular framework in which university websites are built. Additionally, Kayla heads up the training and support effort by supervising student employees, and teaching short training courses. She has technical expertise in Velocity, Less, Sass, Adobe Creative Cloud, and InVision, and has some experience developing applications in the university’s ecosystem using Laravel, jQuery and RequireJS along with course work in Python, Java, and R. Kayla holds a bachelor’s degree in media arts and is currently pursuing a master’s in computer science.

Inclusivity Initiative Award in recognition of Carrie Regenstein recipient:

Sarvani Chadalapaka

Sarvani Chadalapaka is the high performance computing administrator with the Office of Information Technology at the University of California, Merced. In her current role since 2016, she enables researchers affiliated with UC Merced to use campus-wide and regional HPC resources, as well as managing the hardware and software of the campus cluster called the MERCED Cluster (NSF Award #1429783). As an XSEDE Campus Champion, she participates in Campus Champion information sharing sessions and acts as a bridge between the local campus and XSEDE resources. Every week, Sarvani facilitates a hands-on HPC clinic where users can get one-on-one help and engage in peer mentoring. Through her efforts, HPC users on campus have increased over 300% and the MERCED cluster has more than doubled its cores, while also expanding the software supported. Sarvani holds a master’s degree in electrical engineering from the University of Texas-Arlington and a bachelor’s degree in science from India. She is passionate about women in STEM and participates in numerous campus community activities, such as the Polynesian dance troupe.

Women in IT Networking at SC (WINS) recipients:

Jessica Shaffer

Jessica Shaffer began working for the Georgia Institute of Technology (Georgia Tech) in 2011 as a co-op student with the Office of Information Technology’s (OIT) network services team. After graduating from Georgia Tech, she accepted a full-time offer from OIT and now serves as a network support engineer supervisor. In addition to configuring, installing, and troubleshooting campus network devices, she manages two full-time engineers and coordinates the Network Services Co-operative Program. Jessica was selected to participate in the Women in IT Networking at SC (WINS) program for the SC16 high performance computing conference, and she feels very fortunate for the continued mentorship and support she has received from her home institution, the WINS committee, and the SC16 team to expand her networking experience and encourage gender diversity discussions among IT organizations.

Julia Staats

Julia is an associate core engineer at CENIC who is customer focused, detail oriented, and highly productive. She joined CENIC as a network engineer in operations, working in CENIC’s 24×7 network operations center. Through demonstrating initiative in developing her technical skills, she earned a promotion to the core team. Her day-to-day responsibilities include, but are not limited to, handling circuit deployment, establishing Layer 1/2/3 connectivity for CENIC and Pacific Wave customers and peers, implementing backbone upgrades, and providing technical consultation services to customers. Last year Julia was selected to participate in the 2016 Women in IT Networking at SC (WINS) Program, and joined the SCinet DevOps team at SC16 to support the SuperComputing conference. Julia is passionate about technology, innovation and education. She grew up in Beijing and holds a bachelor’s degree in economics and an MBA.

Featured diversity and inclusivity sessions at this year’s Technology Exchange include:

A panel will introduce the topic of work-life integration and will address how their organizations have approached the work-life integration challenge. What policies and practices does the organization engage in to create a culture that either encourages or discourages work-life integration? Retention and job satisfaction can be closely tied to the way that an organization creates a work-life integration culture. The panel will describe what has worked in their organizations and what needed to be modified and why so that we can all think about what is possible in our organizations.

A provocative documentary film by Robin Hauser Reynolds that exposes the dearth of American female and minority software engineers and explores the reasons for this gender gap. CODE raises the question: what would society gain from having more women and minorities code? Following the screening, one of the contributors to the film, Avis Yates (NCWIT) will be available for questions and discussion on this important topic.

The 2017 Internet2 Technology Exchange is co-hosted by the Corporation For Education Network Initiatives In California (CENIC)Energy Sciences Network (ESnet), and the University of California, Berkeley. For more information on the event program or to register to attend, visit https://meetings.internet2.edu/2017-technology-exchange.

About Internet2

Internet2 is a non-profit, member-driven advanced technology community founded by the nation’s leading higher education institutions in 1996. Internet2 serves 324 U.S. universities, 59 government agencies, 43 regional and state education networks and through them supports more than 94,000 community anchor institutions, over 900 InCommon participants, and 78 leading corporations working with our community, and 61 national research and education network partners that represent more than 100 countries.


Source: Internet2

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understanding on January 10. The MOU represents the continuation of a 1 Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Tennessee), Satoshi Matsuoka (Tokyo Institute of Technology), Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown and Spectre security updates on the performance of popular H Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE and NREL Take Steps to Create a Sustainable, Energy-Efficient Data Center with an H2 Fuel Cell

As enterprises attempt to manage rising volumes of data, unplanned data center outages are becoming more common and more expensive. As the cost of downtime rises, enterprises lose out on productivity and valuable competitive advantage without access to their critical data. Read more…

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension around the potential changes that could affect or disrupt Lustre Read more…

By Carlos Aoki Thomaz

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understandi Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Te Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension aroun Read more…

By Carlos Aoki Thomaz

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This