New Project HPCQS Pioneers Federated Quantum Supercomputing in Europe

December 1, 2021

JÜLICH, Germany and Luxembourg, Dec. 1, 2021 — With the new project “High-Performance Computer and Quantum Simulator hybrid” (HPCQS) Europe enters into the new era of hybrid quantum-high-performance computing. HPCQS sets out to integrate two quantum simulators, each controlling about 100+ qubits in supercomputers located at two European HPC centers. The European High-Performance Computing Joint Undertaking (EuroHPC JU) based in Luxembourg has granted the infrastructure project in the framework of its Research and Innovation Action “Advanced pilots towards the European exascale Supercomputers.” HPCQS will receive a total budget of 12 Mio Euro over the next four years, which is provided by the EuroHPC JU and the participating member states in equal parts.

The EuroHPC JU is a joint initiative of the EU, European countries and private partners to develop a world class supercomputing ecosystem in Europe. HPCQS will carry out a Public Procurement of Innovative solutions (PPI) to implement two 100+ qubit quantum simulators and start an ambitious research program on December 1st , 2021. Prof. Kristel Michielsen of the Jülich Supercomputing Centre (JSC), one of the five participating European HPC centers, is coordinating the project.

HPCQS aims to develop, deploy and coordinate a European federated infrastructure, tightly integrating two quantum simulators each controlling about 100+ qubits (quantum bits) in the Tier-0 HPC systems Joliot Curie of GENCI, operated at CEA/TGCC, and the JUWELS modular supercomputer at JSC. The seamless integration of quantum hardware with classical computing resources, creating a hybrid system, is an essential step forward to utilize the power of quantum computers for handling first practical applications.

“HPCQS will represent a first ‘small step’ for European scientific teams but it certainly will also prepare the expected ‘giant leap’ towards exceptionally high-performance computing in the near future. We are extremely delighted to build that future together with our European partners” says Philippe Lavocat, Chair and CEO of GENCI.

Joining the efforts of academia, including research and technology organizations and industry, Europe will foster its future competitiveness by addressing applications related to complex simulations and optimization problems. The latter can be found, for example, in materials and drug design, logistics and transportation as well as many other relevant use cases. HPCQS will play a key role by enabling research entities and industries to exploit the new quantum technologies and find solutions to complex problems.

The four-year pilot project HPCQS will develop the programming platform for the quantum simulator. It is based on two European software developments, the Atos Quantum Learning Machine (QLM)TM and ParTec’s Parastation ModuloTM. Together, these technologies allow the deep, low-latency integration of quantum simulators into classical modular HPC systems as a first-of-its-kind realization.

“HPCQS is a consequent continuation of the Jülich efforts, driven by JUNIQ, the Jülich Unified Infrastructure for Quantum computing, to establish tight hybrid quantum HPC simulations,” explains Prof. Dr. Astrid Lambrecht, deputy chairperson of the Forschungszentrum Jülich. “Together with our industrial partners ParTec and Atos and other European companies, HPCQS will demonstrate European sovereignty in this field.”

HPCQS will create and provide a hardware-agnostic, comprehensive programming environment made in Europe for quantum computing and quantum HPC hybrid applications designed for end-users.

“HPCQS is the first quantum computing initiative to be supported by the EuroHPC JU. The HPCQS system will enable the European research communities to develop pioneering algorithms and applications using combined quantum and classical HPC resources,” remarks Anders Dam Jensen, Executive Director of the EuroHPC Joint Undertaking.

Further to the central roles of the QLM and ParaStation Modulo, HPCQS will also work on the deployment of a full hybrid software stack. It will include cloud access, resource management of hybrid workloads, tools and libraries, including benchmarking and certification/performance analysis. Engaging users in co-design will lead to prototype applications in machine learning and scientific simulations, featuring the Variational Quantum Eigensolver (VQE) and the Quantum Approximate Optimization algorithm (QAOA).

HPCQS is an open and evolutionary infrastructure that aims at expanding in the future by including a diversity of quantum computing platforms at different technology readiness levels and by allowing the integration of other European quantum nodes. The HPCQS infrastructure realizes a first step towards a European Quantum Computing and Simulation Infrastructure (EuroQCS), as advocated for in the Strategic Research Agenda of the European Quantum Flagship.

“Enabling access to the HPCQS infrastructure will leverage the broad knowledge and the emerging technological solutions found in the academic and industrial European ecosystem, supported by experts from European HPC centers,” explains Prof. Kristel Michielsen. “What is more, HPCQS will strengthen on-going efforts in Europe to support quantum start-ups through the adoption of quantum technology by academic institutions and industries.”

To achieve these goals, HPCQS brings together leading quantum and supercomputer experts from science and industry from six European countries. HPCQS will become an incubator for practical quantum HPC hybrid computing that is unique in the world. The five participating European HPC centers JSC at Forschungszentrum Jülich (Tier-0 site, Germany), GENCI/CEA (Tier-0 site, France), Barcelona Supercomputing Center (Tier-0 and pre-exascale site, Spain), CINECA (Tier-0 and pre-exascale site, Italy) and NUIG-ICHEC (Tier-1 site, Ireland) collaborate closely with the technological partners Atos (France), ParTec (Germany), FlySight (Italy), ParityQC (Austria), the research partners CEA (France), CNRS (France), Inria (France), CNR (Italy), the University of Innsbruck (Austria), Fraunhofer IAF (Germany) and the SME partner Eurice (Germany) to reach their joint goals. In addition, the HPCQS project has received more than thirty letters of support from academia, industry, SMEs and start-ups, which demonstrates the strong expectations of the European user community.


Source: Forschungszentrum Jülich 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

HPE Announces New HPC Factory in Czech Republic

May 18, 2022

A week ahead of ISC High Performance 2022 (set to be held in Hamburg, Germany), supercomputing heavyweight HPE has announced a major investment in sovereign European computing: its first European factory, housed in the C Read more…

Hyperion Study Tracks Rise and Impact of Linux Supercomputers

May 17, 2022

That supercomputers produce impactful, lasting value is a basic tenet among the HPC community. To make the point more formally, Hyperion Research has issued a new report, The Economic and Societal Benefits of Linux Super Read more…

ECP Director Doug Kothe Named ORNL Associate Laboratory Director

May 16, 2022

The Department of Energy's Oak Ridge National Laboratory (ORNL) has selected Doug Kothe to be the next Associate Laboratory Director for its Computing and Computational Sciences Directorate (CCSD), HPCwire has learned. K Read more…

Google Cloud’s New TPU v4 ML Hub Packs 9 Exaflops of AI

May 16, 2022

Almost exactly a year ago, Google launched its Tensor Processing Unit (TPU) v4 chips at Google I/O 2021, promising twice the performance compared to the TPU v3. At the time, Google CEO Sundar Pichai said that Google’s datacenters would “soon have dozens of TPU v4 Pods, many of which will be... Read more…

Q&A with Candace Culhane, SC22 General Chair and an HPCwire Person to Watch in 2022

May 14, 2022

HPCwire is pleased to present our interview with SC22 General Chair Candace Culhane, program/project director at Los Alamos National Lab and an HPCwire 2022 Person to Watch. In this exclusive Q&A, Culhane covers her Read more…

AWS Solution Channel

shutterstock 1103121086

Encoding workflow dependencies in AWS Batch

Most users of HPC or Batch systems need to analyze data with multiple operations to get meaningful results. That’s really driven by the nature of scientific research or engineering processes – it’s rare that a single task generates the insight you need. Read more…

Argonne Supercomputer Advances Energy Storage Research

May 13, 2022

The lack of large-scale energy storage bottlenecks many sources of renewable energy, such as sunlight-reliant solar power and unpredictable wind power. Researchers from Lawrence Livermore National Laboratory (LLNL) are w Read more…

HPE Announces New HPC Factory in Czech Republic

May 18, 2022

A week ahead of ISC High Performance 2022 (set to be held in Hamburg, Germany), supercomputing heavyweight HPE has announced a major investment in sovereign Eur Read more…

Google Cloud’s New TPU v4 ML Hub Packs 9 Exaflops of AI

May 16, 2022

Almost exactly a year ago, Google launched its Tensor Processing Unit (TPU) v4 chips at Google I/O 2021, promising twice the performance compared to the TPU v3. At the time, Google CEO Sundar Pichai said that Google’s datacenters would “soon have dozens of TPU v4 Pods, many of which will be... Read more…

Q&A with Candace Culhane, SC22 General Chair and an HPCwire Person to Watch in 2022

May 14, 2022

HPCwire is pleased to present our interview with SC22 General Chair Candace Culhane, program/project director at Los Alamos National Lab and an HPCwire 2022 Per Read more…

Supercomputing an Image of Our Galaxy’s Supermassive Black Hole

May 13, 2022

A supermassive black hole called Sagittarius A* (yes, the asterisk is part of it!) sits at the center of the Milky Way. Now, for the first time, we can see it. Read more…

Royalty-free stock illustration ID: 1919750255

Intel Says UCIe to Outpace PCIe in Speed Race

May 11, 2022

Intel has shared more details on a new interconnect that is the foundation of the company’s long-term plan for x86, Arm and RISC-V architectures to co-exist in a single chip package. The semiconductor company is taking a modular approach to chip design with the option for customers to cram computing blocks such as CPUs, GPUs and AI accelerators inside a single chip package. Read more…

Intel Extends IPU Roadmap Through 2026

May 10, 2022

Intel is extending its roadmap for infrastructure processors through 2026, the company said at its Vision conference being held in Grapevine, Texas. The company's IPUs (infrastructure processing units) are megachips that are designed to improve datacenter efficiency by offloading functions such as networking control, storage management and security that were traditionally... Read more…

Exascale Watch: Aurora Installation Underway, Now Open for Reservations

May 10, 2022

Installation has begun on the Aurora supercomputer, Rick Stevens (associate director of Argonne National Laboratory) revealed today during the Intel Vision event keynote taking place in Dallas, Texas, and online. Joining Intel exec Raja Koduri on stage, Stevens confirmed that the Aurora build is underway – a major development for a system that is projected to deliver more... Read more…

Intel’s Habana Labs Unveils Gaudi2, Greco AI Processors

May 10, 2022

At the hybrid Intel Vision event today, Intel’s Habana Labs team launched two major new products: Gaudi2, the second generation of the Gaudi deep learning training processor; and Greco, the successor to the Goya deep learning inference processor. Intel says that the processors offer significant speedups relative to their predecessors and the... Read more…

Nvidia R&D Chief on How AI is Improving Chip Design

April 18, 2022

Getting a glimpse into Nvidia’s R&D has become a regular feature of the spring GTC conference with Bill Dally, chief scientist and senior vice president of research, providing an overview of Nvidia’s R&D organization and a few details on current priorities. This year, Dally focused mostly on AI tools that Nvidia is both developing and using in-house to improve... Read more…

Royalty-free stock illustration ID: 1919750255

Intel Says UCIe to Outpace PCIe in Speed Race

May 11, 2022

Intel has shared more details on a new interconnect that is the foundation of the company’s long-term plan for x86, Arm and RISC-V architectures to co-exist in a single chip package. The semiconductor company is taking a modular approach to chip design with the option for customers to cram computing blocks such as CPUs, GPUs and AI accelerators inside a single chip package. Read more…

Facebook Parent Meta’s New AI Supercomputer Will Be ‘World’s Fastest’

January 24, 2022

Fresh off its rebrand last October, Meta (née Facebook) is putting muscle behind its vision of a metaversal future with a massive new AI supercomputer called the AI Research SuperCluster (RSC). Meta says that RSC will be used to help build new AI models, develop augmented reality tools, seamlessly analyze multimedia data and more. The supercomputer’s... Read more…

AMD/Xilinx Takes Aim at Nvidia with Improved VCK5000 Inferencing Card

March 8, 2022

AMD/Xilinx has released an improved version of its VCK5000 AI inferencing card along with a series of competitive benchmarks aimed directly at Nvidia’s GPU line. AMD says the new VCK5000 has 3x better performance than earlier versions and delivers 2x TCO over Nvidia T4. AMD also showed favorable benchmarks against several Nvidia GPUs, claiming its VCK5000 achieved... Read more…

In Partnership with IBM, Canada to Get Its First Universal Quantum Computer

February 3, 2022

IBM today announced it will deploy its first quantum computer in Canada, putting Canada on a short list of countries that will have access to an IBM Quantum Sys Read more…

Supercomputer Simulations Show How Paxlovid, Pfizer’s Covid Antiviral, Works

February 3, 2022

Just about a month ago, Pfizer scored its second huge win of the pandemic when the U.S. Food and Drug Administration issued another emergency use authorization Read more…

Nvidia Launches Hopper H100 GPU, New DGXs and Grace Superchips

March 22, 2022

The battle for datacenter dominance keeps getting hotter. Today, Nvidia kicked off its spring GTC event with new silicon, new software and a new supercomputer. Speaking from a virtual environment in the Nvidia Omniverse 3D collaboration and simulation platform, CEO Jensen Huang introduced the new Hopper GPU architecture and the H100 GPU... Read more…

PsiQuantum’s Path to 1 Million Qubits

April 21, 2022

PsiQuantum, founded in 2016 by four researchers with roots at Bristol University, Stanford University, and York University, is one of a few quantum computing startups that’s kept a moderately low PR profile. (That’s if you disregard the roughly $700 million in funding it has attracted.) The main reason is PsiQuantum has eschewed the clamorous public chase for... Read more…

Leading Solution Providers

Contributors

Nvidia Dominates MLPerf Inference, Qualcomm also Shines, Where’s Everybody Else?

April 6, 2022

MLCommons today released its latest MLPerf inferencing results, with another strong showing by Nvidia accelerators inside a diverse array of systems. Roughly fo Read more…

D-Wave to Go Public with SPAC Deal; Expects ~$1.6B Market Valuation

February 8, 2022

Quantum computing pioneer D-Wave today announced plans to go public via a SPAC (special purpose acquisition company) mechanism. D-Wave will merge with DPCM Capital in a transaction expected to produce $340 million in cash and result in a roughly $1.6 billion initial market valuation. The deal is expected to be completed in the second quarter of 2022 and the new company will be traded on the New York Stock... Read more…

Intel Announces Falcon Shores CPU-GPU Combo Architecture for 2024

February 18, 2022

Intel held its 2022 investor meeting yesterday, covering everything from the imminent Sapphire Rapids CPUs to the hotly anticipated (and delayed) Ponte Vecchio GPUs. But somewhat buried in its summary of the meeting was a new namedrop: “Falcon Shores,” described as “a new architecture that will bring x86 and Xe GPU together into a single socket.” The reveal was... Read more…

Industry Consortium Forms to Drive UCIe Chiplet Interconnect Standard

March 2, 2022

A new industry consortium aims to establish a die-to-die interconnect standard – Universal Chiplet Interconnect Express (UCIe) – in support of an open chipl Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

Nvidia Acquires Software-Defined Storage Provider Excelero

March 7, 2022

Nvidia has announced that it has acquired Excelero. The high-performance block storage provider, founded in 2014, will have its technology integrated into Nvidia’s enterprise software stack. Nvidia is not disclosing the value of the deal. Excelero’s core product, Excelero NVMesh, offers software-defined block storage via networked NVMe SSDs. NVMesh operates through... Read more…

India Launches Petascale ‘PARAM Ganga’ Supercomputer

March 8, 2022

Just a couple of weeks ago, the Indian government promised that it had five HPC systems in the final stages of installation and would launch nine new supercomputers this year. Now, it appears to be making good on that promise: the country’s National Supercomputing Mission (NSM) has announced the deployment of “PARAM Ganga” petascale supercomputer at Indian Institute of Technology (IIT)... Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire