Open Industry Consortium to Bring 25 and 50 Gigabit Ethernet to Cloud-Scale Networks

July 2, 2014

SANTA CLARA, Calif., July 2 — A consortium of companies including Arista Networks, Broadcom Corporation, Google Inc., Mellanox Technologies, Ltd., and Microsoft Corp. today announced the availability of a specification optimized to allow data center networks to run over a 25 or 50 Gigabit per second (Gbps) Ethernet link protocol. This new specification will enable the cost-efficient scaling of network bandwidth delivered to server and storage endpoints in next-generation cloud infrastructure, where workloads are expected to surpass the capacity of 10 or 40 Gbps Ethernet links deployed today.

The 25 Gigabit Ethernet Consortium was formed by the above leading cloud networking technology providers for the purpose of supporting an industry-standard, interoperable Ethernet specification that boosts the performance and slashes the interconnect cost per Gbps between the server Network Interface Controller (NIC) and Top-of-Rack (ToR) switch. The specification adopted by the Consortium prescribes a single-lane 25 Gbps Ethernet and dual-lane 50 Gbps Ethernet link protocol, enabling up to 2.5X higher performance per physical lane or twinax copper wire between the rack endpoint and switch compared to current 10 Gbps and 40 Gbps Ethernet links. The new specification is being made available royalty-free by the Consortium members to any data center ecosystem vendor or consumer who joins the Consortium.

“The companies joining the 25 Gigabit Ethernet Consortium are taking a major step forward in increasing the performance of data center networks,” said Anshul Sadana, Senior Vice President, Customer Engineering, Arista Networks. “With ever-increasing server performance and with the uplinks from the leaf to the spine layer migrating to 100 Gbps in the near future, it makes sense to increase the access speed from 10 Gbps to 25 and 50 Gbps.”

By deploying 25 and 50 Gbps Ethernet in their networks, builders of mega-scale data centers such as Microsoft expect to achieve operational advantages, including reduced CapEx and OpEx. “The new Ethernet speeds proposed by the Consortium give superior flexibility in matching future workloads with network equipment and cabling, with the option to ‘scale-as-you-go,'” said Yousef Khalidi, Distinguished Engineer, Microsoft. “In essence, the specification published by the 25 Gigabit Ethernet Consortium maximizes the radix and bandwidth flexibility of the data center network while leveraging many of the same fundamental technologies and behaviors already defined by the IEEE 802.3 standard.”

The companies’ motivation for founding the Consortium is to immediately set an industry standard definition of the 25 Gbps and 50 Gbps Ethernet physical layer (PHY) and media access control layer (MAC) behavior, including virtual lane alignment, autonegotiation, and forward error correction characteristics, to enable the swift rollout of 25 Gbps and 50 Gbps Ethernet compliant implementations over the next 12 to 18 months through the participation of multiple semiconductor, networking equipment and interconnect vendors in the Consortium.

The 25 Gigabit Ethernet Consortium is open to membership from any ecosystem company or organization. To become a member of the 25 Gigabit Ethernet Consortium, visit http://www.25GEthernet.org.

“Broadcom has long been a strong proponent and contributor of new Ethernet standards that have served the advancement of data center and cloud-scale networks,” said Rochan Sankar, Product Marketing Director, Infrastructure and Networking Group, Broadcom. “We believe that 25 and 50 Gigabit Ethernet (GbE) serves a focused market requirement for next-generation, performance and cost optimized server- and storage-to-switch interconnects and are proud to be a key contributor to the Consortium’s 25 and 50 GbE specification.”

“The growth in data creation and usage mandates faster and more efficient interconnect technologies,” said Michael Kagan, Chief Technology Officer, Mellanox Technologies. “Mellanox provides a wide variety of interconnect solutions ranging from 10 to 100 Gbps, and endorses open industry collaboration to enable further interconnect flexibility and speeds.”

Source: 25 Gigabit Ethernet Consortium

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Samsung and a number of other corporations to its IBM Q Net Read more…

By Tiffany Trader

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

By HPCwire Staff

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in advanci Read more…

By Tiffany Trader

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Read more…

By Tiffany Trader

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This