Preparing for Aurora: Bringing Quantum Materials Simulation Code to Exascale Machines

November 3, 2021

Nov. 3, 2021 — As part of a series aimed at sharing best practices in preparing applications for Aurora, Argonne National Laboratory is highlighting researchers’ efforts to optimize codes to run efficiently on graphics processing units.

Quantum Monte Carlo (QMC) methods are ideal candidates for the next generation of material-design tools, which target not only simple bulk properties but collective effects in strongly correlated materials such as magnetic ordering, phase transitions, and quantum coherence.

Best practices

  • Effect changes incrementally and practice continuous integration (CI)
  • Test at different levels of granularity
  • Codesign with vendors

The open-source QMCPACK simulation code performs electronic structure calculations via accurate approximation of the Schrodinger equation. Run on all U.S. Department of Energy (DOE) supercomputers, it has been used for research at the Argonne Leadership Computing Facility (ALCF) since 2011.

A multi-institutional effort that includes researchers from Argonne, Lawrence Berkeley, and Oak Ridge National Laboratories is now underway to prepare QMCPACK for deployment on forthcoming, GPU-powered exascale machines, including the ALCF’s Aurora supercomputer. The greatly expanded computational power and parallelism of exascale will enable predictive capabilities far beyond the capacity of QMCPACK’s current implementation.

Lessons learned

  • Well-designed code architecture separating physics and implementation details enables portability and flexibility
  • Fast compute kernels, efficient GPU runtime, and well-optimized vendor libraries are keys to achieve optimal performance

Porting to exascale

The developers began the process of building an exascale version of QMCPACK under the auspices of DOE’s Exascale Computing Project, with the goal of achieving portability across a diverse array of architectures. This desire for performance portability provides the core of their development strategy.

Writing application code with premature software for hardware that does not yet fully exist poses a complex problem, but it is nonetheless a problem that needs to be solved.

The developers have adopted an approach whereby they excise portions of the QMCPACK code, which comprises numerous applications and kernels, so as to anatomize the components and functionality of each portion on different levels via miniapps. Of course, just because a miniapp works in isolation doesn’t mean it will work in the greater context of the code; to avoid aiming too broadly and/or over-engineering, the developers narrow their problems as much as possible and effect changes incrementally, practicing continuous integration (CI).

The developers initially investigated a variety of programming models for GPU-accelerated, vendor-agnostic source code. They explored both OpenMP offload and Kokkos before deciding the former would be the primary programming model for exascale implementations of QMCPACK. The OpenMP port of QMCPACK has proved resilient enough that it today runs on NVIDIA, AMD, and Intel GPUs

However, as one would expect, each new implementation comes with its own bugs. The team often codesigns with vendors the miniapps and isolated kernels it employs in the development process; such codesign helps ensure the delivery of functional compilers, performance libraries, and runtime libraries for OpenMP.

Vendor-specific libraries

The other component of the developers’ portability strategy concerns vendor-optimized libraries. QMCPACK requires optimized linear algebra libraries, which, given that they are provided by vendors, typically are coupled with the vendors’ preferred programming model.

To facilitate a variety of vendor-specific libraries, the developers are redesigning the entire infrastructure of QMCPACK. The intent is to ensure there exists a general framework that enables the flexible implementation of higher-level algorithms while allowing specialized implementations to run at a lower level as needed.

This lower level can be leveraged to connect the vendor-specific portions with only minimal divergence from the source code. C++ provides the means by which to mediate between high-level algorithms and low-level specialized vendor-specific code.

Legacy code

An earlier GPU code the developers wrote was integrated into QMCPACK so as to prototype different approaches for harnessing GPU accelerators. While its capabilities and integration are unsuitable for release or production work, this “legacy” CUDA code, whose behaviors are well understood, serves as a useful benchmark and reference for the NVIDIA platforms on which the developers are building the new, performance-portable QMCPACK implementation for contemporary GPU architectures.

To minimize functionality gaps, this CUDA-based, somewhat ad hoc approach needs to be supplanted in the long run with a more elegant strategy for consistent code design that agrees with both CPUs and GPUs.

For now, however, the compartmented structure of the code permits a sort of divide-and-conquer approach whereby the developers can independently validate different portions (for example, the OpenMP section of the code can be validated separate from the vendor-specific library portion), eliminating a major source of interference.

The exascale port of QMCPACK has been deployed for production science on leadership machines including the ALCF’s Theta and the Oak Ridge Leadership Computing Facility’s Summit; the developers continue to consolidate QMCPACK for optimal performance on Intel and AMD hardware.

Achieving optimal performance

In attempting to attain optimal performance, the developers take a holistic approach that accounts for the entirety of their software stack and hardware. In addition to creating fast compute kernels, the developers focus on minimizing resource idle on host processors.

This stems from the developers’ own experience: overhead from dispatching workloads to accelerators and data transfers can dominate the whole execution if not managed properly. Reducing GPU runtime costs is perhaps the developers’ most significant challenge. While on a CPU a function runs immediately after its dispatch, kernel execution on a GPU may be delayed until the GPU has completed prior tasks—the host must wait. This also poses the difficulty of how to hide overhead. Satisfactory solution of these problems necessitates asynchronous computation.

To avoid inefficient executions bogged down by lengthy synchronizations or data transfers, the team utilized OpenMP runtime implementations to incorporate more asynchronous features that run in tandem with the offload compute component. Overlapping computation and communication is an optimization technique frequently used with accelerators to hide the cost of data transfers over slow PCI-E buses. It can be achieved through OpenMP runtime without any user intervention when offload multiple host threads generate overhead concurrently. Its behavior can be easily visualized by tracing GPU activity with standard vendor tools. Exposing as many offload computations as possible, OpenMP threading and tasking are extremely powerful features which are now more than a decade mature. In brief, OpenMP is used to its maximal extent to mobilize resource within a compute node.

Collaborating with Intel

QMCPACK operations in large part depend on an LLVM Clang compiler. Propitiously aligning with this dependency, Intel transitioned their legacy compiler to an LLVM-based model.

The developers work with Intel to optimize the OpenMP portion of the Intel LLVM Clang compiler, providing Intel with QMCPACK- and OpenMP-related publications, tests, and benchmarks to guide and refine compiler development. Compiler validation, on the other hand, is aided by daily use in QMCPACK operations.

Close collaboration with Intel also occurs in the modification of certain application programming interfaces (APIs) in the Math Kernel Library (MKL). The APIs, as implemented in QMCPACK, are not designed for GPU performance. In addition to generating benchmarks and performing validation for MKL, the developers interact with Intel to design new MKL APIs.

DPC++ functions as a glue in places where OpenMP is insufficient or where there is no OpenMP alternative. In this sense the presence of DPC++ helps the developers identify areas where there are potential performance gaps and take advantage of features exclusive to DPC++.

The ALCF is a DOE Office of Science user facility located at Argonne National Laboratory.

Click here to learn more.


Source: Nils Heinonen, Argonne Leadership Computing Facility

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

Exciting Updates From Stanford HAI’s Seventh Annual AI Index Report

April 15, 2024

As the AI revolution marches on, it is vital to continually reassess how this technology is reshaping our world. To that end, researchers at Stanford’s Institute for Human-Centered AI (HAI) put out a yearly report to t Read more…

Crossing the Quantum Threshold: The Path to 10,000 Qubits

April 15, 2024

Editor’s Note: Why do qubit count and quality matter? What’s the difference between physical qubits and logical qubits? Quantum computer vendors toss these terms and numbers around as indicators of the strengths of t Read more…

Intel’s Vision Advantage: Chips Are Available Off-the-Shelf

April 11, 2024

The chip market is facing a crisis: chip development is now concentrated in the hands of the few. A confluence of events this week reminded us how few chips are available off the shelf, a concern raised at many recent Read more…

The VC View: Quantonation’s Deep Dive into Funding Quantum Start-ups

April 11, 2024

Yesterday Quantonation — which promotes itself as a one-of-a-kind venture capital (VC) company specializing in quantum science and deep physics  — announced its second fund targeting €200 million. The very idea th Read more…

Nvidia’s GTC Is the New Intel IDF

April 9, 2024

After many years, Nvidia's GPU Technology Conference (GTC) was back in person and has become the conference for those who care about semiconductors and AI. In a way, Nvidia is the new Intel IDF, the hottest chip show Read more…

Google Announces Homegrown ARM-based CPUs 

April 9, 2024

Google sprang a surprise at the ongoing Google Next Cloud conference by introducing its own ARM-based CPU called Axion, which will be offered to customers in its cloud service.  Google claimed the CPU is based on cut Read more…

Exciting Updates From Stanford HAI’s Seventh Annual AI Index Report

April 15, 2024

As the AI revolution marches on, it is vital to continually reassess how this technology is reshaping our world. To that end, researchers at Stanford’s Instit Read more…

Intel’s Vision Advantage: Chips Are Available Off-the-Shelf

April 11, 2024

The chip market is facing a crisis: chip development is now concentrated in the hands of the few. A confluence of events this week reminded us how few chips Read more…

The VC View: Quantonation’s Deep Dive into Funding Quantum Start-ups

April 11, 2024

Yesterday Quantonation — which promotes itself as a one-of-a-kind venture capital (VC) company specializing in quantum science and deep physics  — announce Read more…

Nvidia’s GTC Is the New Intel IDF

April 9, 2024

After many years, Nvidia's GPU Technology Conference (GTC) was back in person and has become the conference for those who care about semiconductors and AI. I Read more…

Google Announces Homegrown ARM-based CPUs 

April 9, 2024

Google sprang a surprise at the ongoing Google Next Cloud conference by introducing its own ARM-based CPU called Axion, which will be offered to customers in it Read more…

Computational Chemistry Needs To Be Sustainable, Too

April 8, 2024

A diverse group of computational chemists is encouraging the research community to embrace a sustainable software ecosystem. That's the message behind a recent Read more…

Hyperion Research: Eleven HPC Predictions for 2024

April 4, 2024

HPCwire is happy to announce a new series with Hyperion Research  - a fact-based market research firm focusing on the HPC market. In addition to providing mark Read more…

Google Making Major Changes in AI Operations to Pull in Cash from Gemini

April 4, 2024

Over the last week, Google has made some under-the-radar changes, including appointing a new leader for AI development, which suggests the company is taking its Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

Leading Solution Providers

Contributors

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Eyes on the Quantum Prize – D-Wave Says its Time is Now

January 30, 2024

Early quantum computing pioneer D-Wave again asserted – that at least for D-Wave – the commercial quantum era has begun. Speaking at its first in-person Ana Read more…

GenAI Having Major Impact on Data Culture, Survey Says

February 21, 2024

While 2023 was the year of GenAI, the adoption rates for GenAI did not match expectations. Most organizations are continuing to invest in GenAI but are yet to Read more…

Intel’s Xeon General Manager Talks about Server Chips 

January 2, 2024

Intel is talking data-center growth and is done digging graves for its dead enterprise products, including GPUs, storage, and networking products, which fell to Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire