Quantinuum Closes in on Breakeven Point in Quantum Error Correction

August 4, 2022

BROOMFIELD, Colo., Aug. 4, 2022 – Quantinuum researchers have hit a significant milestone by entangling logical qubits in a fault-tolerant circuit using real-time quantum error correction. The research, published in a new scientific paper that was released on August 3rd, is the first experimental comparison study of different quantum error correction codes in similar environments and presents a collection of several different experiments. These experiments include:

  1. The first demonstration of entangling gates between two logical qubits done in a fully fault-tolerant manner using real-time error correction
  2. The first demonstration of a logical entangling circuit that has higher fidelity than the corresponding physical circuit.

This milestone achievement is important because it marks the first time that logical qubits have been shown to outperform physical qubits — a critical step towards fault-tolerant quantum computers.

“Quantinuum’s trapped-ion quantum computing roadmap is designed around continuous upgrades, enabled our flexible architecture and our precision control capabilities. This combination provides for outstanding, first-of-its-kind achievements that help accelerate the entire industry,” said Tony Uttley, president and COO of Quantinuum.

David Hayes, a theory and architecture technical manager at Quantinuum and co-author of the new research paper, said the research moves quantum computing closer to the point where encoded circuits outperform more primitive operations.

“People have worked with error corrected qubits before, but they haven’t reached this sort of special point where the encoded operation is working better than the primitive operation,” Hayes said. “The other thing that’s new here is that in other experiments we’re doing the error correction while we’re doing the operations. An important next step for us is to get the error rate induced by the error correction itself down further.”

The findings are described in the new research paper, “Implementing Fault-tolerant Entangling Gates on the Five-Qubit code and the Color Code.”  The paper was recently published on the arXiv. Scientists used both the H1-1 and the H1-2 quantum computers, Powered by Honeywell, to compare the Five-Qubit error code and the Distance Three Color Code in these tests.

Quantum researchers are in the early days of experimental quantum error correction with a multitude of codes to test. Quantinuum researchers can explore a wider range of quantum error codes, compared to other quantum hardware designs, due to the architecture of the machine.

The System Model H1 uses a trapped-ion design and a quantum charged coupled device architecture (QCCD). Along with the inherent flexibility of this design, another strength is all-to-all connectivity. All the qubits are connected to each other which makes it easy to move information through chains of ions without creating multiple errors along the way.

“Instead of having to build a new machine every time we want to try a new code, we can just program the machine to run a different code, make the measurements and weigh the different pros and cons,” Hayes said.

Advancing Quantum Error Correction

All forms of technology need error correction including servers in data centers and space probes sending transmissions back to Earth. For Quantinuum and other companies in the quantum computing sector, quantum error correction is one of the most important pillars of progress. Errors prevent quantum computers from producing reliable results before they are overwhelmed. Quantinuum’s researchers are working toward the milestone of fault tolerance, meaning the errors can be suppressed to arbitrarily low levels.

Natalie Brown, another co-author of the paper and an advanced physicist at Quantinuum, said that most classical error correction principles fail with quantum computers because of the basic nature of quantum mechanics.

“It becomes very difficult to suppress noise to very small levels, and that becomes a problem in quantum computing,” she said. “The most promising candidate was this quantum error correction, where we take the physical qubits, make a logical qubit.”

Logical qubits are groups of physical qubits working together to perform a computation. For each physical qubit used in a computation, other ancillary qubits perform a range of tasks such as spotting and correcting errors as they occur.

Ciaran Ryan-Anderson, a senior advanced physicist at Quantinuum and also a co-author of the new paper, said the newest research paper builds on research performed in 2021 and published in Physical Review X. That work explained how researchers at Honeywell Quantum Solutions applied multiple rounds of quantum error correction to a single logical qubit.

“One of the first really important things to demonstrate was these repeated rounds of quantum error correction cycles,” he said.

That is one of several milestones on Ryan-Anderson’s quantum error correction checklist:

  1. Conduct repeated rounds of fault tolerant quantum error correction
  2. Feed forward and conditionally apply syndrome extraction
  3. Enable real-time determination of correction for a quantum error correction code
  4. Demonstrate general algorithmic real-time decoding
  5. Scale up quantum error correction with two logical qubits
  6. Hit the breakeven point when logical quantum computing starts to outperform physical quantum computing

“Quantinuum has achieved some of the milestones required to accomplish this now,” Ryan-Anderson said.

Five-Qubit Code vs. Color Code

Building upon the 2021 research involving one logical qubit, the newest research illustrates the Quantinuum team’s progress with quantum error correction and two logical qubits. The team tested two error codes familiar to quantum experts: the Five-Qubit Code and the Color Code. The Five-Qubit Code does not allow for a fault tolerant transversal gate using only two logical qubits. Researchers used “pieceable” fault tolerance to decompose an initially non-fault tolerant logical gate operation into pieces that are individually fault-tolerant. The Color Code, however, does allow the use of a transversal CNOT gate which is naturally fault-tolerant.

How the Experiment Worked

H1-2 can use up to 12 qubits and H1-1 can use up to 20. The Five-Qubit Code tested on H1-2 while the Color Code tested on H1-1. Both computers use the same surface electrode ion trap to control ytterbium ions as qubits. Ion transport to isolated gate zones with focused laser beams provides low crosstalk gate and mid-circuit measurement operations.

The researchers ran five experiments with different combinations of circuit elements to test the Five-Qubit Code and to understand the impact of fault tolerant design and circuit depth. The team found that the extra circuitry designed to increase fault tolerance had a negative impact on the overall fidelity of the logical operation, due to the large number of CNOT operations required.

The Color Code showed much better results due in part to the ability to use a transversal CNOT gate. The team ran seven experiments to investigate the fault tolerant potential of these codes. With the Color Code, the researchers found that the State Preparation and Measurement circuits benefitted from the addition of fault tolerant circuitry with a significant reduction of error rates: 99.94% for the logical qubits compared to 99.68% for the physical qubits. This was the only additional circuitry required to make the circuit fault tolerant from end-to-end, since the logical CNOT is transversal and naturally fault tolerant.

The researchers concluded that the “relatively economical fault tolerant circuitry of the Color Code will provide a better platform for computation than the qubit efficient five-qubit code.” Also, the researchers found that the Five-Qubit Code would be useful only in systems with far lower physical error rates than quantum computers have at this point in time.

Hayes said the team’s next step will be to surpass the breakeven point and provide proof of the work. “We are getting evidence that we’re really darn close to that point, but there’s a lot of work that needs to be done to actually prove it,” he said. “Just getting right there is not good enough, you have to actually get past it.”

A New Classical+Quantum Connection

Another advance from this experiment is a new classical processor with enhanced capabilities which will be essential to scalable algorithmic decoders. The data from the classical functions were used to dictate the control flow and operations executed in the quantum program.

The decoders used in these experiments were partially written in Rust and compiled to WebAssembly (Wasm).  The choice of Wasm provides an efficient, safe, and portable classical language to have functions that are callable from quantum programs.

The decoder implemented in Rust uses many high-level program constructs. The support for these features means that various scalable algorithmic decoders can be ergonomically implemented in various high-level languages that compile to Wasm (such as Rust, C, and C++) and called from quantum programs.

“It was pretty enabling for this particular experiment, and it’ll be even more important for future experiments as these things get more and more complicated,” Hayes said.

Another advantage of the trapped ion architecture is the ability to do real-time decision making during the execution of the quantum circuit thanks to long coherence times and the ability to do mid-circuit measurement and reset qubits as needed.

“Our systems have very long coherence times which is super advantageous when integrating in the classical compute real-time decision making,” Hayes said.


Source: Quantinuum

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

Can Cerabyte Crack the $1-Per-Petabyte Barrier with Ceramic Storage?

July 20, 2024

A German startup named Cerabyte is hoping to solve the burgeoning market for secondary and archival data storage with a novel approach that uses lasers to etch bits onto glass with a ceramic coating. The “grey ceramic� Read more…

Weekly Wire Roundup: July 15-July 19, 2024

July 19, 2024

It's summertime (for most of us), and the HPC-related headlines aren't as plentiful as they once were. But not everything has to happen at high tide-- this week still had some waves! Idaho National Laboratory's Bitter Read more…

ARM, Fujitsu Targeting Open-source Software for Power Efficiency in 2-nm Chip

July 19, 2024

Fujitsu and ARM are relying on open-source software to bring power efficiency to an air-cooled supercomputing chip that will ship in 2027. Monaka chip, which will be made using the 2-nanometer process, is based on the Read more…

SCALEing the CUDA Castle

July 18, 2024

In a previous article, HPCwire has reported on a way in which AMD can get across the CUDA moat that protects the Nvidia CUDA castle (at least for PyTorch AI projects.). Other tools have joined the CUDA castle siege. AMD Read more…

Quantum Watchers – Terrific Interview with Caltech’s John Preskill by CERN

July 17, 2024

In case you missed it, there's a fascinating interview with John Preskill, the prominent Caltech physicist and pioneering quantum computing researcher that was recently posted by CERN’s department of experimental physi Read more…

Aurora AI-Driven Atmosphere Model is 5,000x Faster Than Traditional Systems

July 16, 2024

While the onset of human-driven climate change brings with it many horrors, the increase in the frequency and strength of storms poses an enormous threat to communities across the globe. As climate change is warming ocea Read more…

Can Cerabyte Crack the $1-Per-Petabyte Barrier with Ceramic Storage?

July 20, 2024

A German startup named Cerabyte is hoping to solve the burgeoning market for secondary and archival data storage with a novel approach that uses lasers to etch Read more…

SCALEing the CUDA Castle

July 18, 2024

In a previous article, HPCwire has reported on a way in which AMD can get across the CUDA moat that protects the Nvidia CUDA castle (at least for PyTorch AI pro Read more…

Aurora AI-Driven Atmosphere Model is 5,000x Faster Than Traditional Systems

July 16, 2024

While the onset of human-driven climate change brings with it many horrors, the increase in the frequency and strength of storms poses an enormous threat to com Read more…

Shutterstock 1886124835

Researchers Say Memory Bandwidth and NVLink Speeds in Hopper Not So Simple

July 15, 2024

Researchers measured the real-world bandwidth of Nvidia's Grace Hopper superchip, with the chip-to-chip interconnect results falling well short of theoretical c Read more…

Shutterstock 2203611339

NSF Issues Next Solicitation and More Detail on National Quantum Virtual Laboratory

July 10, 2024

After percolating for roughly a year, NSF has issued the next solicitation for the National Quantum Virtual Lab program — this one focused on design and imple Read more…

NCSA’s SEAS Team Keeps APACE of AlphaFold2

July 9, 2024

High-performance computing (HPC) can often be challenging for researchers to use because it requires expertise in working with large datasets, scaling the softw Read more…

Anders Jensen on Europe’s Plan for AI-optimized Supercomputers, Welcoming the UK, and More

July 8, 2024

The recent ISC24 conference in Hamburg showcased LUMI and other leadership-class supercomputers co-funded by the EuroHPC Joint Undertaking (JU), including three Read more…

Generative AI to Account for 1.5% of World’s Power Consumption by 2029

July 8, 2024

Generative AI will take on a larger chunk of the world's power consumption to keep up with the hefty hardware requirements to run applications. "AI chips repres Read more…

Atos Outlines Plans to Get Acquired, and a Path Forward

May 21, 2024

Atos – via its subsidiary Eviden – is the second major supercomputer maker outside of HPE, while others have largely dropped out. The lack of integrators and Atos' financial turmoil have the HPC market worried. If Atos goes under, HPE will be the only major option for building large-scale systems. Read more…

Everyone Except Nvidia Forms Ultra Accelerator Link (UALink) Consortium

May 30, 2024

Consider the GPU. An island of SIMD greatness that makes light work of matrix math. Originally designed to rapidly paint dots on a computer monitor, it was then Read more…

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock_1687123447

Nvidia Economics: Make $5-$7 for Every $1 Spent on GPUs

June 30, 2024

Nvidia is saying that companies could make $5 to $7 for every $1 invested in GPUs over a four-year period. Customers are investing billions in new Nvidia hardwa Read more…

Nvidia Shipped 3.76 Million Data-center GPUs in 2023, According to Study

June 10, 2024

Nvidia had an explosive 2023 in data-center GPU shipments, which totaled roughly 3.76 million units, according to a study conducted by semiconductor analyst fir Read more…

AMD Clears Up Messy GPU Roadmap, Upgrades Chips Annually

June 3, 2024

In the world of AI, there's a desperate search for an alternative to Nvidia's GPUs, and AMD is stepping up to the plate. AMD detailed its updated GPU roadmap, w Read more…

Some Reasons Why Aurora Didn’t Take First Place in the Top500 List

May 15, 2024

The makers of the Aurora supercomputer, which is housed at the Argonne National Laboratory, gave some reasons why the system didn't make the top spot on the Top Read more…

Intel’s Next-gen Falcon Shores Coming Out in Late 2025 

April 30, 2024

It's a long wait for customers hanging on for Intel's next-generation GPU, Falcon Shores, which will be released in late 2025.  "Then we have a rich, a very Read more…

Leading Solution Providers

Contributors

Google Announces Sixth-generation AI Chip, a TPU Called Trillium

May 17, 2024

On Tuesday May 14th, Google announced its sixth-generation TPU (tensor processing unit) called Trillium.  The chip, essentially a TPU v6, is the company's l Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

IonQ Plots Path to Commercial (Quantum) Advantage

July 2, 2024

IonQ, the trapped ion quantum computing specialist, delivered a progress report last week firming up 2024/25 product goals and reviewing its technology roadmap. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

The NASA Black Hole Plunge

May 7, 2024

We have all thought about it. No one has done it, but now, thanks to HPC, we see what it looks like. Hold on to your feet because NASA has released videos of wh Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire