SC15 Paper Authors Transform Experiment Into Application Challenge for SC16 SCC

September 28, 2016

Sept. 28 — Authors of a paper judged at SC15 in Austin, Texas, have transformed a portion of their experiment into an application challenge for the SC16 Student Cluster Competition (SCC) as part of a larger effort to raise the bar for experimental research in computing.

SC is responding to the growing need for scientific repeatability, replicability and reproducibility (the three Rs) of work in scientific papers to safeguard the integrity of the research ecosystem. SC has joined with the Association for Computing Machinery (ACM) to award papers judged at the annual conference with a badge to acknowledge the level of the three Rs in the paper’s artifacts—digital objects that were either created by the authors to be used as part of the study or generated by the experiment itself.

“SC is in complete agreement with ACM regarding the need to increase the integrity of scholarly work being conducted in the high performance computing ecosystem, and the Three Rs initiative is an essential piece of that effort,” said Cherri Pancake, ACM vice-president, SC16 vice-chair and professor and Intel Faculty Fellow in EECS at Oregon State University.

In addition to SC, a number of ACM conferences and journals have already instituted formal processes for artifact review. ACM provides the terminology and standards for review processes in order to promote a base level of uniformity that will enable labeling of successfully reviewed papers across ACM publications choosing to adopt such practices.

The SC15 paper being highlighted this year was selected following a call for application proposal that was distributed across authors of papers at SC13, SC14 and SC15. The paper, “A parallel connectivity algorithm for de Bruijn graphs in metagenomic applications,” was authored by Patrick Flick, Chirag Jain, Tony Pan and Srinivas Aluru, all from the Georgia Institute of Technology in Atlanta.

The authors of this paper worked with the SCC organizers to transform their artifact into an application challenge at the SC16 competition. The authors will receive a certificate of appreciation from SIGHPC at the SC16 Award Ceremony, and the paper will receive the Results Replicated badge in the ACM Digital Library.

“A component of the SCC is for students to compete by running a real scientific workload using real applications,” explained Stephen Harrell, SC16 SCC chair and a scientific applications analyst at Purdue University. “This effort provides students with a workload associated with a scientific paper, where they now are expected to extend beyond running given data sets to using the paper and artifacts to participate in scientific reproducibility.”

At SC16, authors of submitted papers were asked whether they want to participate in the next step of the SC initiative. The next step is to add a two-page artifact descriptor to the paper documenting the code, data and workflow in the paper. Authors of 34 submissions expressed interest, and authors of nine took part by adding a two-page artifact descriptor at the end of the paper:

  1. Pierre Jolivet and Pierre-Henri: “Tournier Block Iterative Methods and Recycling for Improved Scalability of Linear Solvers”
  2. Duane Merrill and Michael Garland: “Merge-based Parallel Sparse Matrix-Vector Multiplication”
  3. Sangeetha Abdu Jyothi, Ankit Singla, P. Brighten Godfrey and Alexandra Kolla: “Measuring and Understanding Throughput of Network Topologies”
  4. W. Michael Brown, Andrey Semin, Michael Hebenstreit, Sergey Khvostov, Karthik Raman and Steven J. Plimpton: “Increasing Molecular Dynamics Simulation Rates with an 8-Fold Increase in Electrical Power Efficiency”
  5. Ehab Abdelhamid, Ibrahim Abdelaziz, Panos Kalnis, Zuhair Khayyat and Fuad Jamour: “ScaleMine: Scalable Parallel Frequent Subgraph Mining in a Single Large Graph”
  6. Markus Hoehnerbach, Ahmed E. Ismail and Paolo Bientinesi: “The Vectorization of the Tersoff Multi-Body Potential: An Exercise in Performance Portability”
  7. Shaden Smith, Jongsoo Parky and George Karypis: “An Exploration of Optimization Algorithms for High Performance Tensor Completion”
  8. Maria Dimakopoulou, St´ephane Eranian, Nectarios Koziris and Nicholas Bambos: “Reliable and Efficient Performance Monitoring in Linux”
  9. Preeti Malakar, Venkatram Vishwanath, Christopher Knight, Todd Munson and Michael E. Papka: “Optimal Execution of Co-analysis for Large-scale Molecular Dynamics Simulations”

These papers will include the two-page appendix in the proceedings and have the Artifacts Available badge attached in the ACM Digital Library. One of the nine papers—to be announced in December 2016—will serve as the SC17 SCC application.

“SC is looking at extending the artifact descriptor to all the papers and make it a valuable support towards repeatability, replicability and reproducibility of the research presented at the conference,” said John West, SC16 General Chair from the Texas Advanced Computing Center.


Source: SC16

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Help Wanted: QED-C Survey Spotlights Skills Sought by Quantum Industry

September 28, 2021

Developing an adequate workforce for the young but fast-growing quantum information sciences industry is seen as a critical element for success. Just what that means in terms of skillsets and positions is becoming cleare Read more…

Pittsburgh Supercomputer Powers Machine Learning Analysis of Rare East Asian Stamps

September 27, 2021

Setting aside the relatively recent rise of electronic signatures, personalized stamps have been a popular form of identification for formal documents in East Asia. These identifiers – easily forged, but culturally ubi Read more…

Purdue Researchers Peer into the ‘Fog of the Machine Learning Accelerator War’

September 27, 2021

Making sense of ML performance and benchmark data is an ongoing challenge. In light of last week’s release of the most recent MLPerf (v1.1) inference results, now is perhaps a good time to review how valuable (or not) Read more…

Quantum Monte Carlo at Exascale Could Be Key to Finding New Semiconductor Materials

September 27, 2021

Researchers are urgently trying to identify possible materials to replace silicon-based semiconductors. The processing power in modern computers continues to increase even as the size of the silicon on which components a Read more…

The Case for an Edge-Driven Future for Supercomputing

September 24, 2021

“Exascale only becomes valuable when it’s creating and using data that we care about,” said Pete Beckman, co-director of the Northwestern-Argonne Institute of Science and Engineering (NAISE), at the most recent HPC Read more…

AWS Solution Channel

Introducing AWS ParallelCluster 3

Running HPC workloads, like computational fluid dynamics (CFD), molecular dynamics, or weather forecasting typically involves a lot of moving parts. You need a hundreds or thousands of compute cores, a job scheduler for keeping them fed, a shared file system that’s tuned for throughput or IOPS (or both), loads of libraries, a fast network, and a head node to make sense of all this. Read more…

Three Universities Team for NSF-Funded ‘ACES’ Reconfigurable Supercomputer Prototype

September 23, 2021

As Moore’s law slows, HPC developers are increasingly looking for speed gains in specialized code and specialized hardware – but this specialization, in turn, can make testing and deploying code trickier than ever. Now, researchers from Texas A&M University, the University of Illinois at Urbana... Read more…

Purdue Researchers Peer into the ‘Fog of the Machine Learning Accelerator War’

September 27, 2021

Making sense of ML performance and benchmark data is an ongoing challenge. In light of last week’s release of the most recent MLPerf (v1.1) inference results, Read more…

Quantum Monte Carlo at Exascale Could Be Key to Finding New Semiconductor Materials

September 27, 2021

Researchers are urgently trying to identify possible materials to replace silicon-based semiconductors. The processing power in modern computers continues to in Read more…

The Case for an Edge-Driven Future for Supercomputing

September 24, 2021

“Exascale only becomes valuable when it’s creating and using data that we care about,” said Pete Beckman, co-director of the Northwestern-Argonne Institut Read more…

Three Universities Team for NSF-Funded ‘ACES’ Reconfigurable Supercomputer Prototype

September 23, 2021

As Moore’s law slows, HPC developers are increasingly looking for speed gains in specialized code and specialized hardware – but this specialization, in turn, can make testing and deploying code trickier than ever. Now, researchers from Texas A&M University, the University of Illinois at Urbana... Read more…

Qubit Stream: Monte Carlo Advance, Infosys Joins the Fray, D-Wave Meeting Plans, and More

September 23, 2021

It seems the stream of quantum computing reports never ceases. This week – IonQ and Goldman Sachs tackle Monte Carlo on quantum hardware, Cambridge Quantum pu Read more…

Asetek Announces It Is Exiting HPC to Protect Future Profitability

September 22, 2021

Liquid cooling specialist Asetek, well-known in HPC circles for its direct-to-chip cooling technology that is inside some of the fastest supercomputers in the world, announced today that it is exiting the HPC space amid multiple supply chain issues related to the pandemic. Although pandemic supply chain... Read more…

TACC Supercomputer Delves Into Protein Interactions

September 22, 2021

Adenosine triphosphate (ATP) is a compound used to funnel energy from mitochondria to other parts of the cell, enabling energy-driven functions like muscle contractions. For ATP to flow, though, the interaction between the hexokinase-II (HKII) enzyme and the proteins found in a specific channel on the mitochondria’s outer membrane. Now, simulations conducted on supercomputers at the Texas Advanced Computing Center (TACC) have simulated... Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer called Dojo to process truly vast amounts of video data. It’s a beast! … A truly useful exaflop at de facto FP32.” Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. “We’ve been scaling our neural network training compute dramatically over the last few years,” said Milan Kovac, Tesla’s director of autopilot engineering. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months after Red Hat deprecated its support for the widely popular, free CentOS server operating system. The Rocky Linux development effort... Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

Leading Solution Providers

Contributors

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make it seem like it's two nodes behind? For Intel, the response was to change how it refers to its nodes with the aim of better reflecting its positioning within the leadership semiconductor manufacturing space. Intel revealed its new node nomenclature, and... Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire