SC16 Announces Best Paper Nominees

September 21, 2016

Sept. 21 — Out of 442 technical papers submitted to SC16, only 81 were accepted and of these, seven have been nominated for the conference’s Best Paper Award. One of the best paper candidates also is a finalist for the ACM Gordon Bell Prize, which will be presented at SC16.

Overall, the conference had an 18.3 percent acceptance rate for papers, which covered nine different focus areas. The areas are Applications; Algorithms; Architectures and Networks; Clouds and Distributed Computing; Data Analytics, Visualization and Storage; Performance Measurement, Modeling and Tools; Programming Systems; State of the Practice; and System Software.

“Within each of the major topical areas, individual members of the program committee nominate the submissions that they consider to have the strongest technical innovation and potential for impact,” says Rich Vuduc of Georgia Tech, SC16 Technical Papers Vice Chair. “The committee then discusses these candidates in order to identify up to one best paper and one best student paper within the area to be a finalist. A separate committee will select winners during SC16 in November.”

The following are this year’s Best Paper Award nominees:

Toward Green Aviation with Python at Petascale (also a Gordon Bell Prize Finalist), Peter Vincent, Freddie Witherden, Brian Vermeire, Jin Seok Park, and Arvind Iyer, all of Imperial College London.

Accurate simulation of unsteady turbulent flow is critical for improved design of ‘greener’ aircraft that are quieter and more fuel-efficient. We demonstrate application of PyFR, a Python based computational fluid dynamics solver, to petascale simulation of such flow problems. Rationale behind algorithmic choices, which offer increased levels of accuracy and enable sustained computation at up to 58 percent of peak DP-FLOP/s on unstructured grids, will be discussed in the context of modern hardware.

A range of software innovations also will be detailed, including use of runtime code generation, which enables PyFR to efficiently target multiple platforms, including heterogeneous systems, via a single implementation. Finally, results will be presented from a full-scale simulation of flow over a low-pressure turbine blade cascade, along with weak/strong scaling statistics from the Piz Daint and Titan supercomputers, and performance data demonstrating sustained computation at up to 13.7 DP-PFLOP/s.

The Mont-Blanc Prototype: An Alternative Approach for HPC Systems, Nikola Rajovic, Barcelona Supercomputing Center; Alejandro Rico, ARM; Filippo Mantovani, Barcelona Supercomputing Center; Daniel Ruiz, Barcelona Supercomputing Center; Josep Oriol Vilarrubi, Barcelona Supercomputing Center; Constantino Gomez, Barcelona Supercomputing Center; Luna Backes, Barcelona Supercomputing Center; Diego Nieto, Barcelona Supercomputing Center; Harald Servat, Barcelona Supercomputing Center; Xavier Martorell, Barcelona Supercomputing Center; Jesus Labarta, Barcelona Supercomputing Center; Eduard Ayguade, Barcelona Supercomputing Center; Chris Adeniyi-Jones, ARM; Said Derradji, Bull; Herve Gloaguen, Bull; Piero Lanucara, CINECA; Nico Sanna, CINECA; Jean-François Méhaut, Grenoble Alpes University; Kevin Pouget, Grenoble Alpes University; Brice Videau, Grenoble Alpes University; Eric Boyer, GENCI; Momme Allalen, Leibniz Supercomputing Centre; Axel Auweter, Leibniz Supercomputing Centre; David Brayford, Leibniz Supercomputing Centre; Daniele Tafani, Leibniz Supercomputing Centre; Volker Weinberg, Leibniz Supercomputing Centre; Dirk Brömmel, Forschungszentrum Juelich; Rene Halver, Forschungszentrum Juelich; Jan H. Meinke, Forschungszentrum Juelich; Ramon Beivide, University of Cantabria; Mariano Benito, University of Cantabria; Enrique Vallejo, University of Cantabria; Mateo Valero, Barcelona Supercomputing Center; Alex Ramirez, NVIDIA Corporation.

HPC systems are usually designed using the state-of-the-art devices. On the otherhand, the much larger embedded and mobile market allows for rapid development of IP blocks and provides more flexibility in designing an application-specific SoC, in turn, providing the possibility in balancing performance, energy-efficiency and cost.

We advocate for alternative HPC systems to be built from such commodity IP blocks currently used in embedded and mobile SoCs. As a first demonstration of such an approach, we present the Mont-Blanc prototype; the first HPC system built with commodity SoCs, memories, and NICs from the embedded and mobile domain, and off-the-shelf HPC networking, storage, cooling, using standard integration solutions.

In this paper, we present the system’s architecture and evaluate both performance and energy-efficiency. Further, we compare the system’s abilities against a production-level supercomputer. Finally, we discuss parallel scalability and estimate the maximum parallel scalability point of this approach.

Automating Wavefront Parallelization for Sparse Matrix Codes, Anand  Venkat, University of Utah; Mahdi Soltan Mohammadi, University of Arizona; Jongsoo Park, Intel Corporation; Hongbo Rong, Intel Corporation; Rajkishore Barik, Intel Corporation; Michelle Mills Strout, University of Arizona; Mary Hall, University of Utah.

This paper presents a compiler and runtime framework for parallelizing sparse matrix computations that have loop-carried dependences. Our approach automatically generates a runtime inspector to collect data dependence information and achieves wavefront parallelization of the computation, where iterations within a wavefront execute in parallel, and synchronization is required across wavefronts. A key contribution of this paper involves dependence simplification, which reduces the time and space overhead of the inspector.

This is implemented within a polyhedral compiler framework, extended for sparse matrix codes. Results demonstrate the feasibility of using automatically-generated inspectors and executors to optimize ILU factorization and symmetric Gauss-Seidel relaxations, which are part of the Preconditioned Conjugate Gradient (PCG) computation. Our implementation achieves a median speedup of 2.97x and 2.82x over the reference sequential PCG implementation and PCG parallelized with the Intel Math Kernel Library (MKL) respectively and are within 7 percent of the median performance of manually tuned code.

Failure Detection and Propagation in HPC Systems, George Bosilca, University of Tennessee; Aurelien Bouteiller, University of Tennessee; Amina Guermouche University of Tennessee; Thomas Herault, University of Tennessee; Yves Robert, ENS Lyon; Pierre Sens, LIP6 Paris; Jack Dongarra, University of Tennessee.

Building an infrastructure for exascale applications requires, in addition to many other key components, a stable and efficient failure detector. This paper describes the design and evaluation of a robust failure detector, able to maintain and distribute the correct list of alive resources within proven and scalable bounds.

The detection and distribution of the fault information follow different overlay topologies that together guarantee minimal disturbance to the applications. A virtual observation ring minimizes the overhead by allowing each node to be observed by another single node, providing an unobtrusive behavior.

The propagation stage is using a non-uniform variant of a reliable broadcast over a circulant graph overlay network, and guarantees a logarithmic fault propagation. Extensive simulations, together with experiments on the ORNL Titan supercomputer, show that the algorithm performs extremely well and exhibits all the desired properties of an exascale-ready algorithm.

Performance Modeling of In Situ Rendering, Matthew Larsen, University of Oregon; Cyrus Harrison, Lawrence Livermore National Laboratory; James Kress, University of Oregon; Dave Pugmire, Oak Ridge National Laboratory; Jeremy Meredith, Oak Ridge National Laboratory; Hank Childs, University of Oregon.

With the push to exascale, in situ visualization and analysis will continue to play an important role in HPC. Tightly coupling in situ visualization with simulations constrains resources for both, and these constraints force a complex balance of trade-offs. A performance model that provides an a priori answer for the cost of using an in situ approach for a given task would assist in managing the trade-offs between simulation and visualization resources.

In this work, we present new statistical performance models, based on algorithmic complexity, that accurately predict the run-time cost of a set of representative rendering algorithms, an essential in situ visualization task. To train and validate the models, we conduct a performance study of an MPI+X rendering infrastructure used in situ with three HPC simulation applications. We then explore feasibility issues using the model for selected in situ rendering questions.

An Efficient and Scalable Algorithmic Method for Generating Large-Scale Random Graphs, Maksudul Alam, Virginia Polytechnic Institute and State University; Maleq Khan, Virginia Polytechnic Institute and State University; Anil Vullikanti, Virginia Polytechnic Institute and State University; Madhav Marathe, Virginia Polytechnic Institute and State University.

Many real-world systems are modeled and analyzed using various random network models. For realistic analysis, models must incorporate relevant properties such as degree distribution and clustering coefficient. Many models, such as the Chung-Lu, stochastic Kronecker, stochastic blockmodels (SBM), and block two-level Erdos-Renyi (BTER) models have been devised to capture those properties.

However, the generative algorithms for these models are mostly sequential and take a prohibitively long time. In this paper, we present a novel time and space efficient algorithm for the Chung-Lu model requiring O(m) time and O(Λ) space, where m and Λ are the number of edges and distinct degrees.

We also present a distributed-memory parallel algorithm with P processors requiring O(m/P+Λ+P) time and O(Λ) space. Finally, we extend our algorithms for two other popular models: SBM and BTER. These algorithms are highly scalable. Generating a power-law network with 250 billion edges takes only 12 seconds using 1024 processors.

Daino: A High-Level Framework for Parallel and Efficient AMR on GPUs, Mohamed Wahib Attia, RIKEN; Naoya Maruyama, RIKEN; and Takayuki Aoki, Tokyo Institute of Technology.

Adaptive Mesh Refinement methods reduce computational requirements of problems by increasing resolution for only areas of interest. However, in practice, efficient AMR implementations are difficult considering that the mesh hierarchy management must be optimized for the underlying hardware. Architecture complexity of GPUs can render efficient AMR to be particularly  challenging in GPU-accelerated supercomputers.

This paper presents a compiler-based high-level framework that can automatically transform serial uniform mesh code annotated by the user into parallel adaptive mesh code optimized for GPU-accelerated supercomputers. We also present a method for empirical analysis of a uniform mesh to project an upper-bound on achievable speedup of a GPU-optimized AMR code.

We show experimental results on three production applications. The speedup of code generated by our framework  is comparable to hand-written AMR code while achieving good and weak scaling up to 1000 GPUs.

Source: SC16

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

GTC 2019: Chief Scientist Bill Dally Provides Glimpse into Nvidia Research Engine

March 22, 2019

Amid the frenzy of GTC this week – Nvidia’s annual conference showcasing all things GPU (and now AI) – William Dally, chief scientist and SVP of research, provided a brief but insightful portrait of Nvidia’s rese Read more…

By John Russell

ORNL Helps Identify Challenges of Extremely Heterogeneous Architectures

March 21, 2019

Exponential growth in classical computing over the last two decades has produced hardware and software that support lightning-fast processing speeds, but advancements are topping out as computing architectures reach thei Read more…

By Laurie Varma

Interview with 2019 Person to Watch Jim Keller

March 21, 2019

On the heels of Intel's reaffirmation that it will deliver the first U.S. exascale computer in 2021, which will feature the company's new Intel Xe architecture, we bring you our interview with our 2019 Person to Watch Jim Keller, head of the Silicon Engineering Group at Intel. Read more…

By HPCwire Editorial Team

HPE Extreme Performance Solutions

HPE and Intel® Omni-Path Architecture: How to Power a Cloud

Learn how HPE and Intel® Omni-Path Architecture provide critical infrastructure for leading Nordic HPC provider’s HPCFLOW cloud service.

powercloud_blog.jpgFor decades, HPE has been at the forefront of high-performance computing, and we’ve powered some of the fastest and most robust supercomputers in the world. Read more…

IBM Accelerated Insights

Insurance: Where’s the Risk?

Insurers are facing extreme competitive challenges in their core businesses. Property and Casualty (P&C) and Life and Health (L&H) firms alike are highly impacted by the ongoing globalization, increasing regulation, and digital transformation of their client bases. Read more…

What’s New in HPC Research: TensorFlow, Buddy Compression, Intel Optane & More

March 20, 2019

In this bimonthly feature, HPCwire highlights newly published research in the high-performance computing community and related domains. From parallel programming to exascale to quantum computing, the details are here. Read more…

By Oliver Peckham

GTC 2019: Chief Scientist Bill Dally Provides Glimpse into Nvidia Research Engine

March 22, 2019

Amid the frenzy of GTC this week – Nvidia’s annual conference showcasing all things GPU (and now AI) – William Dally, chief scientist and SVP of research, Read more…

By John Russell

At GTC: Nvidia Expands Scope of Its AI and Datacenter Ecosystem

March 19, 2019

In the high-stakes race to provide the AI life-cycle solution of choice, three of the biggest horses in the field are IBM, Intel and Nvidia. While the latter is only a fraction of the size of its two bigger rivals, and has been in business for only a fraction of the time, Nvidia continues to impress with an expanding array of new GPU-based hardware, software, robotics, partnerships and... Read more…

By Doug Black

Nvidia Debuts Clara AI Toolkit with Pre-Trained Models for Radiology Use

March 19, 2019

AI’s push into healthcare got a boost yesterday with Nvidia’s release of the Clara Deploy AI toolkit which includes 13 pre-trained models for use in radiolo Read more…

By John Russell

It’s Official: Aurora on Track to Be First US Exascale Computer in 2021

March 18, 2019

The U.S. Department of Energy along with Intel and Cray confirmed today that an Intel/Cray supercomputer, "Aurora," capable of sustained performance of one exaf Read more…

By Tiffany Trader

Why Nvidia Bought Mellanox: ‘Future Datacenters Will Be…Like High Performance Computers’

March 14, 2019

“Future datacenters of all kinds will be built like high performance computers,” said Nvidia CEO Jensen Huang during a phone briefing on Monday after Nvidia revealed scooping up the high performance networking company Mellanox for $6.9 billion. Read more…

By Tiffany Trader

Oil and Gas Supercloud Clears Out Remaining Knights Landing Inventory: All 38,000 Wafers

March 13, 2019

The McCloud HPC service being built by Australia’s DownUnder GeoSolutions (DUG) outside Houston is set to become the largest oil and gas cloud in the world th Read more…

By Tiffany Trader

Quick Take: Trump’s 2020 Budget Spares DoE-funded HPC but Slams NSF and NIH

March 12, 2019

U.S. President Donald Trump’s 2020 budget request, released yesterday, proposes deep cuts in many science programs but seems to spare HPC funding by the Depar Read more…

By John Russell

Nvidia Wins Mellanox Stakes for $6.9 Billion

March 11, 2019

The long-rumored acquisition of Mellanox came to fruition this morning with GPU chipmaker Nvidia’s announcement that it has purchased the high-performance net Read more…

By Doug Black

Quantum Computing Will Never Work

November 27, 2018

Amid the gush of money and enthusiastic predictions being thrown at quantum computing comes a proposed cold shower in the form of an essay by physicist Mikhail Read more…

By John Russell

The Case Against ‘The Case Against Quantum Computing’

January 9, 2019

It’s not easy to be a physicist. Richard Feynman (basically the Jimi Hendrix of physicists) once said: “The first principle is that you must not fool yourse Read more…

By Ben Criger

ClusterVision in Bankruptcy, Fate Uncertain

February 13, 2019

ClusterVision, European HPC specialists that have built and installed over 20 Top500-ranked systems in their nearly 17-year history, appear to be in the midst o Read more…

By Tiffany Trader

Intel Reportedly in $6B Bid for Mellanox

January 30, 2019

The latest rumors and reports around an acquisition of Mellanox focus on Intel, which has reportedly offered a $6 billion bid for the high performance interconn Read more…

By Doug Black

Why Nvidia Bought Mellanox: ‘Future Datacenters Will Be…Like High Performance Computers’

March 14, 2019

“Future datacenters of all kinds will be built like high performance computers,” said Nvidia CEO Jensen Huang during a phone briefing on Monday after Nvidia revealed scooping up the high performance networking company Mellanox for $6.9 billion. Read more…

By Tiffany Trader

Looking for Light Reading? NSF-backed ‘Comic Books’ Tackle Quantum Computing

January 28, 2019

Still baffled by quantum computing? How about turning to comic books (graphic novels for the well-read among you) for some clarity and a little humor on QC. The Read more…

By John Russell

Contract Signed for New Finnish Supercomputer

December 13, 2018

After the official contract signing yesterday, configuration details were made public for the new BullSequana system that the Finnish IT Center for Science (CSC Read more…

By Tiffany Trader

Deep500: ETH Researchers Introduce New Deep Learning Benchmark for HPC

February 5, 2019

ETH researchers have developed a new deep learning benchmarking environment – Deep500 – they say is “the first distributed and reproducible benchmarking s Read more…

By John Russell

Leading Solution Providers

SC 18 Virtual Booth Video Tour

Advania @ SC18 AMD @ SC18
ASRock Rack @ SC18
DDN Storage @ SC18
HPE @ SC18
IBM @ SC18
Lenovo @ SC18 Mellanox Technologies @ SC18
One Stop Systems @ SC18
Oracle @ SC18 Panasas @ SC18
Supermicro @ SC18 SUSE @ SC18 TYAN @ SC18
Verne Global @ SC18

It’s Official: Aurora on Track to Be First US Exascale Computer in 2021

March 18, 2019

The U.S. Department of Energy along with Intel and Cray confirmed today that an Intel/Cray supercomputer, "Aurora," capable of sustained performance of one exaf Read more…

By Tiffany Trader

IBM Quantum Update: Q System One Launch, New Collaborators, and QC Center Plans

January 10, 2019

IBM made three significant quantum computing announcements at CES this week. One was introduction of IBM Q System One; it’s really the integration of IBM’s Read more…

By John Russell

IBM Bets $2B Seeking 1000X AI Hardware Performance Boost

February 7, 2019

For now, AI systems are mostly machine learning-based and “narrow” – powerful as they are by today's standards, they're limited to performing a few, narro Read more…

By Doug Black

The Deep500 – Researchers Tackle an HPC Benchmark for Deep Learning

January 7, 2019

How do you know if an HPC system, particularly a larger-scale system, is well-suited for deep learning workloads? Today, that’s not an easy question to answer Read more…

By John Russell

HPC Reflections and (Mostly Hopeful) Predictions

December 19, 2018

So much ‘spaghetti’ gets tossed on walls by the technology community (vendors and researchers) to see what sticks that it is often difficult to peer through Read more…

By John Russell

Arm Unveils Neoverse N1 Platform with up to 128-Cores

February 20, 2019

Following on its Neoverse roadmap announcement last October, Arm today revealed its next-gen Neoverse microarchitecture with compute and throughput-optimized si Read more…

By Tiffany Trader

Move Over Lustre & Spectrum Scale – Here Comes BeeGFS?

November 26, 2018

Is BeeGFS – the parallel file system with European roots – on a path to compete with Lustre and Spectrum Scale worldwide in HPC environments? Frank Herold Read more…

By John Russell

France to Deploy AI-Focused Supercomputer: Jean Zay

January 22, 2019

HPE announced today that it won the contract to build a supercomputer that will drive France’s AI and HPC efforts. The computer will be part of GENCI, the Fre Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This