Technologists to Receive IEEE Computer Society Technical Achievement Awards

March 5, 2014

LOS ALAMITOS, Calif., March 5 — Five prominent technologists working in areas ranging from computer security and parallel processing to pattern recognition and information retrieval have been named as recipients of IEEE Computer Society Technical Achievement Awards. The awardees are:

  • Kevin Bowyer, the Schubmehl-Prein Professor and Chair of the Department of Computer Science and Engineering at the University of Notre Dame, for “pioneering contributions to the science and engineering of biometrics”;
  • W. Bruce Croft, a Distinguished Professor in the School of Computer Science at the University of Massachusetts Amherst, for “outstanding contributions to information retrieval and the development of search engines”;
  • Srinivas Devadas, the Webster Professor of Electrical Engineering and Computer Science at the Massachusetts Institute of Technology, for “pioneering work in secure hardware, including the invention of Physical Unclonable Functions and single-chip secure processor architectures”;
  • Pedro Felzenszwalb, associate professor of engineering and computer science at Brown University for “the deformable parts model method of detecting objects in images and video,” and
  • Albert Zomaya, the Chair Professor of High Performance Computing and Networking and Australian Research Council Professorial Fellow in the School of Information Technologies, The University of Sydney, “for outstanding contributions to the solution of scheduling problems in parallel and distributed computing systems.”

Bowyer’s research interests touch on computer vision and pattern recognition, including biometrics and data mining. Bowyer is General Chair of the 2015 IEEE International Conference on Automated Face and Gesture Recognition and on the editorial board of open-access megajournal IEEE Access. He served as editor in chief of IEEE Transactions on Pattern Analysis and Machine Intelligence and the IEEE Biometrics Compendium. He was a founding General Chair of the IEEE International Conference on Biometrics Theory, Applications and Systems in 2007, 2008 and 2009, and Program Chair of the International Joint Conference on Biometrics in 2011.

Croft is founder of the Center for Intelligent Information Retrieval (CIIR). His research interests are in information retrieval, including retrieval models, representation, Web search, query processing, and search architectures. He has published more than 250 articles on these and other subjects, was editor in chief of ACM Transactions on Information Systems, and is the editor for the Springer Information Retrieval Series.

Devadas has taught at MIT since 1988. His research interests span Computer-Aided Design (CAD), computer security, and computer architecture. He received the 1990 IEEE Transactions on CAD best paper award for work on synthesis for testability and the 1996 IEEE Transactions on VLSI Systems best paper award for work on power estimation.

He received the 50th Design Automation Conference (DAC 2013) Top 10 Cited Author Award and the DAC Best-Paper Hat-Trick Award. Devadas and his students in 2002 invented silicon Physical Unclonable Functions (PUFs), which provided the basis of the founding of Verayo, a company focused on improving the security of computer hardware.

Felzenszwalb’s research interests include computer vision, artificial intelligence, machine learning, and discrete algorithms. He is a recipient of a US National Science Foundation Early Career Award. He served as associate editor of IEEE Transactions on Pattern Analysis and Machine Intelligence and as program chair of the 2011 IEEE Conference on Computer Vision and Pattern Recognition . He is a member of the editorial board of the International Journal of Computer Vision.

Zomaya is editor in chief of IEEE Transactions on Computers and Springer’sScalable Computing Journal and associate editor for another 20 journals. He is also the author or coauthor of seven books and more than 450 technical journal and conference articles, and the editor of 16 books and 23 conference volumes. He is founding editor of the Wiley Book Series on Parallel and Distributed Computing and coeditor of the Wiley Book Series on Bioinformatics and the Wiley Book Series on Nature Inspired Computing. He is editor in chief of the Parallel and Distributed Computing Handbook. Zomaya’s research interests are in the areas of algorithms, complex systems, parallel and distributed systems, green computing, and data centers.

To be nominated for a Technical Achievement Award, the contributions must have been made in the past 10-15 years, and have significantly promoted technical progress in the field. The award consists of a certificate and $2,000 honorarium. For more information, visit http://www.computer.org/portal/web/awards/technicalachievement.

About IEEE Computer Society

IEEE Computer Society is the world’s leading computing membership organization and the trusted information and career-development source for a global workforce of technology leaders including: professors, researchers, software engineers, IT professionals, employers, and students. The unmatched source for technology information, inspiration, and collaboration, the IEEE Computer Society is the source that computing professionals trust to provide high-quality, state-of-the-art information on an on-demand basis. The Computer Society provides a wide range of forums for top minds to come together, including technical conferencespublications, and a comprehensive digital library, unique training webinarsprofessional training, and the TechLeader Training Partner Program to help organizations increase their staff’s technical knowledge and expertise, as well as the personalized information too myComputer. To find out more about the community for technology leaders, visit http://www.computer.org.

—–

Source: IEEE Computer Society

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This