University of Reims Supercomputer Ranked 5th on Green500 List

November 21, 2013

Nov. 21 — The University of Reims Champagne-Ardenne is proud to be ranked 5th in the Green500 list published during the SC Conference in Denver, CO on November 20, 2013. The Green500 list is a ranking of the most energy-efficient supercomputers in the world. Systems listed in the Green500 must feature in the latest TOP500 list of the world’s fastest supercomputers – the University of Reims’ supercomputer is ranked 151th in the TOP500 list released at the SC Conference.

“This new cluster fully meets the needs expressed by our researchers in terms of performance, efficiency and ease of use. The Romeo system will accelerate their research in various fields such as applied mathematics, physics and engineering sciences or multiscale molecular modeling. It will be also open to our academic and industrial partners at the European level. We have been able to set up this system thanks to our long-term partnership with BULL and NVIDIA. Finally, we would like to thank the European Regional Development Fund, the French government, the Champagne-Ardenne Region and the City of Reims for their support,” said Professor Michael Krajecki, CEO of the ROMEO HPC center.

The “Romeo” system has been fully operational since October. Powered by 260 NVIDIA Tesla K20X GPU accelerators housed in 130bullx R421 E3 servers, the system delivers 254.9 Tflops of performance based on the Linpack benchmark and features a free-cooling system based on the Bull Cool Cabinet Door.

It will be available for both industrial and academic researchers in the region, along with a panoply of services, including secured storage, software and support, as well as in-depth expertise in different engineering fields: HPC, applied mathematics, physics, biophysics and chemistry.

To herald the full hybrid cluster, the ROMEO HPC Center launched the ROMEO challenge “Exceed the limits.” This challenge is an opportunity to overcome all the usual limitations and to test out the new Tesla K20X GPU-based cluster. It is open to all European researchers and companies. 5 million computing hours will be allocated to projects that can exploit a significant portion, or the totality, of this unique scientific platform, after selection by the ROMEO Scientific Committee.

“Bull is proud of its long-standing partnership with the University of Reims Champagne-Ardenne in high-performance computing. The outstanding efficiency of the new Romeo system clearly demonstrates the real scalability of Bull architecture,” declared Michel Guillemet, VP Innovative Products at Bull.

“The Romeo system enables researchers in universities all over France to accelerate their scientific discoveries using GPU accelerators,” said Sumit Gupta, General Manager of the Tesla Accelerated Computing product line at NVIDIA. “The use of GPU-accelerated supercomputers is key to improving France’s economic output by dramatically improving product design and fueling the next generation of scientific breakthroughs.”

Furthermore, the ROMEO HPC Center has been involved since 2011 in the French Computing strategy as a special tier-2 to tier-1 provisioning center since it is a member of the Equip@meso consortium founded by the French government (Investissements d’Avenir) and coordinated by GENCI (Organization for French High Performance Computing in public research). The scope of this project is to develop 10 medium-sized HPC centers, both in terms of computing power and their ability to develop joint projects with SMEs.

“We are delighted about the availability of this 250 TFlops hybrid system at ROMEO. It will reinforce French regional capacity in Equip@meso infrastructure and will extend the HPC-PME program, the national initiative aimed at SMEs with Inria, BPI France and GENCI in the Champagne-Ardenne Region. By benefiting from this equipment and the skills of the ROMEO team, we will help French SMEs assess the potential for them of using numerical simulation and HPC for increasing their industrial competitiveness,” said Stéphane Requena, CTO of GENCI.

The ROMEO HPC Center – Champagne Ardenne is an HPC platform hosted by the University of Reims Champagne-Ardenne and supported by the Champagne-Ardenne Region since 2002.

Its mission is to deliver high performance computing resources for both industrial and academic researchers in the region, along with an entire panoply of services such as secured storage space, specific software and support in its usage, as well as in-depth expertise in different engineering fields: HPC, applied mathematics, physics, biophysics and chemistry.

All these resources allow industrial and academic research teams to reduce their investments in equipment and personnel, while taking advantage of the latest technology and a support team of dedicated engineers. This represents a strong advantage in today’s competitive environment, where modeling and simulation can significantly cut costs and development times for new research projects.

Since 2007, researchers have started to take an interest in GPU computing. This new field adds substantial computing power to our servers and allows new industrial challenges to be tackled that have a direct impact on people’s lives in areas such as public transportation optimization or the development of new therapeutic approaches.

The ROMEO HPC Center has been involved since 2011 in the French Computing strategy as a special tier-2 to tier-1 provisioning center since it is a member of the Equip@meso consortium founded by the French government (Investissements d’Avenir) and coordinated by GENCI (Organization for French High Performance Computing in public research). The scope of this project is to develop 10 medium-sized HPC centers, both in terms of computing power and their ability to develop joint projects with SMEs.

The University of Reims Champagne-Ardenne (URCA) is a multidisciplinary university which develops innovative, fundamental and applied research in more than 30 laboratories. With 1,557 professors and professor-researchers-including 126 hospital practitioners-as well as a technical and administrative staff of 1,038, URCA hosts more than 22,000 students from undergraduate to doctorate graduation level over the whole Champagne-Ardenne Region: Reims (main site), Troyes, Charleville-Mézières, Châlons en Champagne and Chaumont.

The university makes a large contribution to the development of Champagne-Ardenne through its partnerships with local and national companies and the regional authorities.

URCA wishes to attract international students and has consequently begun the construction of an interregional and international cluster (PRES) which will include the main higher education institutions of the Champagne-Ardenne and Picardie Regions, and Walloon universities in Belgium.

Located close to the Ile-de-France -30 minutes from central Paris and Roissy Airport by TGV-, the Rhineland, Northern Europe and Italy, URCA occupies a geostrategic position which is favorable to European and international exchanges.

—–

Source: Bull

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a community infrastructure in support of machine learning research Read more…

By John Russell

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This