XSEDE Names 2016 Campus Champion Fellows

June 16, 2016

June 16 — The National Science Foundation’s Extreme Science and Engineering Discovery Environment (XSEDE) program has named the fifth cohort of Fellows for its Campus Champions (CC) program, pairing a Champion with a member of XSEDE’s Extended Collaborative Support Services (ECSS) staff to work on real-world science and engineering projects for about one year.

Campus Champions are local faculty, staff and researchers at over 200 U.S. institutions who advise researchers on the use of high-end cyberinfrastructure (including XSEDE resources) at their respective campuses. The goal of the CC Fellows program is to increase expertise on campuses by including CCs as partners in XSEDE’s ECSS projects.

“The CC Fellows program provides a unique opportunity for a select group of individuals to learn firsthand about the application of high-end cyberinfrastructure to a diverse range of science and engineering challenges,” said Nancy Wilkins-Diehr, co-principal investigator with XSEDE and an associate director with the San Diego Supercomputer Center (SDSC) at the University of California, San Diego. “Under the XSEDE program, we have brought together some of the best expertise in high-end computing applications, and we are excited about the new program to broaden the impact of that expertise.”

Five Fellows have been selected to participate in the first round of the XSEDE CC Fellows program:

  • Emily Dragowsky, a research computing technologist in the Advanced Research Computing Group, Information Technology Services at Case Western Reserve University, paired with David Bock, a senior visualization programmer at the National Center for Supercomputing Applications (NCSA) at the University of Illinois at Urbana-Champaign. Dragowsky is an experimental and computational physics researcher who is interested in enhancing her understanding of XSEDE resources to provide improved service to the Case Western community. Dragowsky and Bock are supporting PI Doron Kushnir’s project simulating collisions of white dwarfs. Kushnir is a member of the Institute for Advanced Study at Princeton University. Collisions of white dwarfs are an important component in understanding the expansion of the universe. The Texas Advanced Computing Center (TACC) Stampede supercomputer will be used as a resource for this project.
  • Xinlian Liu, an associate professor in the department of computer science at Hood College, paired with David Walling, a software developer at the TACC, University of Texas, Austin. They are supporting principal investigator Christopher Warren, an associate professor of English at Carnegie Mellon University. Working with Walling, Liu will build skills interfacing with colleagues in the digital humanities while contributing computer science expertise. The Bridges system at the Pittsburgh Supercomputing Center (PSC) will be used for this project.
  • Francesco Pontiggia, research computing specialist at Brandeis University, paired with Rich Knepper,manager of campus bridging and research infrastructure at Indiana University. Their project focuses on creating job submission, data transfer and other tools to bridge between campuses and XSEDE.
  • Jack Smith, a research staff member with Marshall University and cyberinfrastructure coordinator at the West Virginia Higher Education Policy Commission, paired with Lan Zhao, a senior analyst/programmer at the Rosen Center for Advanced Computing at Purdue University. Smith has extensive experience in many programming areas, as well as chemistry and material science, and would like to learn more about science gateways. They are working on the WaterHUB project of PI Venkat Merwade, an associate professor of civil engineering at Purdue. WaterHUB is a science gateway for sharing hydrologic data and modeling tools in an interactive environment. The Comet supercomputer at SDSC will be used for this work.
  • Tsai-wei Wu, a data visualization specialist at Purdue, paired with Sudhakar Pamidighantam, a principal software engineer in the Research Technologies division at Indiana University. Wu has experience with MPI, differential equations and Fourier methods, and would like to learn additional skills such as adaptive multigrid schemes, code optimization or 3D visualization. They are working on the project of PI Zhen Guan, visiting assistant professor of math at University of California Irvine to study 2D semiconductors and their heterostructures. The Stampede supercomputer at TACC will be used for this work.

Accepted Fellows, with the support of their home institution, make a 400-hour time commitment and are paid a stipend to allow them to focus time and attention on these collaborations. The program also includes funding for two visits, each ranging from one to two weeks, to an ECSS site to enhance the collaboration. Most Fellows and mentors will meet at XSEDE16, July 17-21 in Miami; Fellows will present their work at XSEDE17. The 2015-16 cohort will present on their work at XSEDE16 in Miami, as well.

“The Fellows will expand their influence even further by creating a network of individuals with these unique skill sets,” added Wilkins-Diehr. “In addition to the technical knowledge gleaned from their experiences, the individual Fellows will benefit from their personal interactions with the ECSS staff and will acquire the skills necessary to manage similar projects on their own campuses.”

Further information on the Campus Champions Fellows program is online at www.xsede.org/ccfellows.


Source: XSEDE

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in advanci Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

ESnet Now Moving More Than 1 Petabyte/wk

December 12, 2017

Optimizing ESnet (Energy Sciences Network), the world's fastest network for science, is an ongoing process. Recently a two-year collaboration by ESnet users – the Petascale DTN Project – achieved its ambitious goal t Read more…

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

SC17 Cluster Competition: Who Won and Why? Results Analyzed and Over-Analyzed

November 28, 2017

Everyone by now knows that Nanyang Technological University of Singapore (NTU) took home the highest LINPACK Award and the Overall Championship from the recently concluded SC17 Student Cluster Competition. We also already know how the teams did in the Highest LINPACK and Highest HPCG competitions, with Nanyang grabbing bragging rights for both benchmarks. Read more…

By Dan Olds

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This