Why Field Programmable Gate Arrays (FPGAs) are the Versatile Accelerator

By Bill Mannel

October 8, 2018

The invention and development of Central Processing Units (CPUs) have certainly played pivotal roles in the trajectory of human history. It is fair to say that Intel’s development of the CPU has led to the democratization of computing and enabled countless innovations, large and small.

As with all things, further specialization is possible. Acceleration of certain workloads may be achieved through continued specialization of processing units. Graphical Processing Units (GPUs), for example, were originally created to accelerate graphical-related workloads. GPUs are now being used for other tasks, such as bitcoin mining.

For clarity, let’s compare CPUs versus GPUs: A CPU is a general-purpose processor, designed to run a broad range of operations necessary for an entire system, such as IO or virtual memory. GPUs are more specifically designed for highly repetitive tasks that can be highly parallelized. Now on to discussing Field Programmable Gate Arrays.

Focusing on Field Programmable Gate Arrays (FPGAs)

While GPUs are good at what they do, their strengths are biased towards very particular types of processes. Another more versatile type of accelerator, Field Programmable Gate Arrays (FPGAs), has seen further development by Intel and offers customizable, gate-array based multi-functional acceleration. In fact, the FPGA is designed to actually be configured by a customer or designer after manufacturing; hence it is “field-programmable.” An FPGA offers high I/O bandwidth plus a fine-grained, flexible and custom parallelism, allowing it to be programmed for many different types of workloads, including Big Data analytics, financial services and deep learning. If a GPU is something like a hammer, an FPGA is like Doctor Who’s sonic screwdriver, an adaptable tool that can be used to solve many different types of problems.

HPE has teamed up with Intel to offer FPGA solutions based on HPE ProLiant DL Gen10 servers, including the HPE ProLiant DL360 and DL380 server platforms with Intel® Arria® 10 GX FPGAs. The HPE ProLiant DL360 offers a 1U dual processor dense compute server with exceptional flexibility and expandability, while the HPE ProLiant DL380 provides a 2U dual processor server with world-class performance and versatility for multiple workloads. HPE servers also offer a unique Silicon Root of Trust to protect against firmware-based cybersecurity threats. The combination of HPE servers with Intel FPGAs provides flexible, industrial-strength compute solutions that can be tuned for specific workloads.

One of the traditional difficulties with FPGAs has been the specialized nature of programming required. In many cases, this has rendered FPGA technology inaccessible to data scientists and application developers. Intel has developed the Acceleration Stack for Intel Xeon CPU with FPGAs to provide a common developer interface for both application and accelerator function developers, and includes drivers, Application Programming Interfaces (APIs) and an FPGA Interface Manager. Together with acceleration libraries and development tools, Intel’s Acceleration Stack enables developers to focus on the unique value-add of their solutions.

Intel has also open-sourced the Open Programmable Acceleration Engine (OPAE) technology, a software programming layer that provides a consistent API across Intel FPGA platforms. It is designed for minimal software overhead and latency, while providing an abstraction for hardware-specific FPGA resource details. OPAE is the default software stack for the Intel® Xeon® processor with both integrated and discrete FPGA devices.

How simplifying the programming for FPGAs plays directly to its strengths

An FPGA can be reprogrammed and updated with new algorithms for different workloads. This flexibility allows a single FPGA to accelerate many different workloads efficiently, and to support future applications without the need to change the hardware. For instance, a FPGA could handle one workload during the morning shift and a different workload during an evening shift. Programmability also allows FPGAs to stay abreast of evolving standards, such as networking protocols, and enables updates to maintain compliance when a standard is finalized—again, without having to respin the hardware.

An FPGA can also switch between multiple programs in real time to adapt to changing workloads. An example of this is with the Bigstream Acceleration solution. Bigstream accelerates Spark performance using its software solution in conjunction with an Intel FPGA. Bigstream will reconfigure the FPGA to best fit the dataflow to be processed, resulting in up to 8x performance acceleration for end-to-end applications, with a potential for higher acceleration in future releases.* This adaptability and flexibility of FPGAs effectively render them to a large extent future-proof, while also enhancing the ROI of the servers that use them by extending their lifecycle.

How performance gains enabled by FPGAs provide increased productivity and boosts ROI

Data demands on IT are continually increasing and relational databases and Microsoft SQL continue to be the backbone for enterprise-class data analytics. Swarm64 offers an innovative add-on to PostgreSQL, the S64 Data Accelerator for PostgreSQL (S64DA),  which delivers up to 4x data warehouse acceleration with no changes to the BI application. The S64DA solution is designed to significantly increase data processing and analytics performance for demanding workloads, using Intel FPGAs to overcome latency and bandwidth limitations of storage accessed via a network, either locally or from the cloud. Intel FPGAs can directly connect to networks, removing the need for data to go through processors and reducing overall system latency. Leveraging the highly parallel nature of FPGAs with optimized, workload-specific programming provides productivity gains for high value workloads.

How partners and solutions are leveraging FPGAs

Financial industry

Another example of how Intel FPGAs increase productivity is being delivered by Levyx through its Financial Risk Analytics Acceleration solution. By optimizing the performance of the underlying storage, Levyx helps offload compute-intensive functions directly onto FPGAs for faster processing in previously time-consuming and resource-intensive large-scale operations like stock/options financial algorithm backtesting at financial institutions. Backtesting is a highly parallel, data- and compute-intensive simulation workload with large multi-terabyte datasets. Backtesting is used to test thousands of trading models to find those that have been historically profitable to determine the best trading practices to maximize current and future profitability.

To stay ahead of the competition, the models must continually evolve and be rapidly evaluated for algorithmic trading success. The efficacy of these models can have a significant impact on trading revenues at capital markets firms, including money-center banks, large hedge funds and trading exchanges. Levyx effectively allows critical backtesting functions to be performed 851% faster than competing solutions.** With these low-latency, compute-intensive workloads and massive data sets, the performance, flexibility and programmability of Intel FPGAs have a direct impact on the productivity and revenue of Levyx customers.

Power savings

Since FPGAs can be optimized for specific workloads, the resulting efficiency leads to lower power consumption. This decreased power consumption allows FPGAs to be added to existing infrastructure to increase performance, while minimizing the amount of extraneous space or power required. Since lower power consumptions reduces heat within the data center, additional savings are gained by minimizing the overall power needed for a given performance level. When these power savings are multiplied over the entire data center, with attendant reduced power and cooling costs, FPGAs clearly help to minimize TCO by reducing OPEX.

AI and deep learning

In the rapidly developing field of AI and deep learning, FPGAs are being recognized as a solution for inferencing, which is essentially the application of deep learning training. In the training cycle, a neural network model is “taught” how to recognize a pattern, like cats. Inferencing occurs when the network is shown an image, and it signals whether the image is a cat or not. In other words, training develops the model while inferencing is the runtime application of the model.

Inferencing requires low-latency performance, efficiency and flexibility. FPGAs offer a highly parallel architecture coupled with high-bandwidth memory to provide the low-latency performance required for real-time inferencing. FPGAs effectively implement software algorithms in hardware for optimized performance, but also provide the energy efficiency to minimize deployment power requirements. In general, inferencing of a model is a specific task, including facial recognition and language translation, which maps well to the strengths of FPGAs.

Accelerating business-critical workloads with FPGA solutions

The collaboration between HPE and Intel provides industrial-strength FPGA solutions that accelerate business-critical workloads. The supporting software ecosystem is developing at a rapid enough pace to be able to continuously add value to customers in an ever-expanding range of uses cases. The performance, adaptability and power efficiency of FPGAs serve to increase productivity and drive innovation—with rapid ROI and minimized TCO.

Learn more about FPGA solutions

For further information, please visit the Intel FPGA Acceleration Hub.

See HPE FPGA solutions at HPE-Cast Japan, the HPE HPC and AI Forum held on September 7. (Note: The HP-Cast web page is in Japanese.)

Return to Solution Channel Homepage
Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Better Scientific Software: Turn Your Passion into Cash

September 13, 2019

Do you know your way around scientific software and programming? You think you can contribute to the community by making scientific software better? If so, then the Better Scientific Software (BSSW) organization wants yo Read more…

By Dan Olds

Google’s ML Compiler Initiative Advances

September 12, 2019

Machine learning models running on everything from cloud platforms to mobile phones are posing new challenges for developers faced with growing tool complexity. Google’s TensorFlow team unveiled an open-source machine Read more…

By George Leopold

HPC Perspectives with Dr. Seid Koric

September 12, 2019

Brendan McGinty, director of Industry for the National Center for Supercomputing Applications (NCSA), University of Illinois at Urbana-Champaign, kicks off the first in a series of pieces profiling leaders in high performance computing (HPC), writing for the... Read more…

By Brendan McGinty

AWS Solution Channel

A Guide to Discovering the Best AWS Instances and Configurations for Your HPC Workload

The flexibility and heterogeneity of HPC cloud services provide a welcome contrast to the constraints of on-premises HPC. Every HPC configuration is potentially accessible to any given workload in a well-resourced cloud HPC deployment, with vast scalability to spin up as much compute as that workload demands in any given moment. Read more…

HPE Extreme Performance Solutions

Intel FPGAs: More Than Just an Accelerator Card

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Building a Solid IA for Your AI

The journey to high performance precision medicine starts with designing and deploying a solid Information Architecture that addresses the spectrum of challenges from data and applications that need to be managed and orchestrated together to empower workloads from analytics to AI. Read more…

IDAS: ‘Automagic’ HPC With Training Wheels

September 12, 2019

High-performance computing (HPC) for research is notorious for having steep barriers to entry. For this reason, high-tech disciplines were early adopters, have used the most cycles and typically drove hardware and softwa Read more…

By Elizabeth Leake

IDAS: ‘Automagic’ HPC With Training Wheels

September 12, 2019

High-performance computing (HPC) for research is notorious for having steep barriers to entry. For this reason, high-tech disciplines were early adopters, have Read more…

By Elizabeth Leake

Univa Brings Cloud Automation to Slurm Users with Navops Launch 2.0

September 11, 2019

Univa, the company behind Grid Engine, announced today its HPC cloud-automation platform NavOps Launch will support the popular open-source workload scheduler Slurm. With the release of NavOps Launch 2.0, “Slurm users will have access to the same cloud automation capabilities... Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

Eyes on the Prize: TACC’s Frontera Quickly Ramps up Science Agenda

September 9, 2019

Announced a year ago and officially launched a week ago, the Texas Advanced Computing Center’s Frontera – now the fastest academic supercomputer (~25 petefl Read more…

By John Russell

Quantum Roundup: IBM Goes to School, Delft Tackles Networking, Rigetti Updates

September 5, 2019

IBM today announced a new open source quantum ‘textbook’, a series of quantum education videos, and plans to expand its nascent quantum hackathon program. L Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Fastest Academic Supercomputer Enters Full Production at TACC, Just in Time for Hurricane Season

September 3, 2019

Frontera, the NSF supercomputer installed at the Texas Advanced Computing Center (TACC) in June, passed its formal acceptance last week and is now officially la Read more…

By Tiffany Trader

MIT Prepares for Satori…and a New 2 Petaflops Computer Too

August 27, 2019

Sometime this fall, MIT will fire up Satori – an $11.6 million compute cluster donated by IBM and coinciding with the opening of the MIT Stephen A. Schwarzma Read more…

By John Russell

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This