BSC Coordinates Development of RISC-V ‘Lagarto’ Processor
Jan. 6, 2019 — Lagarto, which is built with TSMC’s 65-nanometer transistors, is the first open source instruction set architecture (ISA) chip developed in Spain, coordinated by the Barcelona Supercomputing … Continue reading BSC Coordinates Development of RISC-V ‘Lagarto’ Processor
Copy and paste this URL into your WordPress site to embed
Copy and paste this code into your site to embed