Intel Prepares to Eat AMD’s Launch

By Michael Feldman

August 31, 2007

In a commentary I wrote earlier this month, I talked about how Intel and AMD are preparing themselves for the looming quad-core war that will begin on September 10, when AMD officially launches its Barcelona Opteron processor. The two chipmakers have been busy jockeying for position by leaking pre-launch information about their upcoming quad-core server products.

On Tuesday, CNET’s News.com reported that Intel will announce the availability of its new Xeon MP (multiprocessor) “Tigerton” chips next week, just days before Barcelona’s coming out party. Tigerton represents the Core microarchitecture implementation for the Xeon MP line, which is designed to be used in platforms with four or more processors. The new processors are expected to be offered in a range of clock speeds (up to 2.93GHz) and power envelopes (as low as 50 watts). Next week’s Tigerton launch appears to be timed to blunt the impact of the Barcelona introduction.

At this point, it’s not clear if the initial Barcelona launch will even include an MP version. It’s likely that AMD will announce only Opterons for dual-processor servers in September. In that case, the new Tigerton will temporarily represent the only path to a four-processor, quad-core x86 server, although Sun currently offers the equivalent in their eight-processor, dual-core Opteron Sun Fire X4600 server. As it stands today, AMD generally dominates the 4P and above x86 server space with its dual-core Opteron 8000 series processors.

The new Tigerton is part of the “Caneland” platform, in which each processor is directly connected to the chipset using separate links. This should alleviate some of the communication bottlenecks and further improve overall performance compared with Intel’s current Xeon MP offering, which is based on the older Netburst architecture. The Opterons, with their HyperTransport links and integrated memory controller, should still retain a performance advantage in applications where main memory access or inter-processor communication is the dominant bottleneck.

Next year however, Intel plans to introduce its Common System Interface, or CSI, and on-chip memory controllers, in an effort to bring its architecture in line with the Opteron computing style. This week’s feature article talks more about CSI and how it will change the Intel/AMD dynamic.

While the Xeon MP is mostly aimed at high-end x86 servers in the enterprise, traditional HPC users may consider Tigerton-based systems if the price, application performance, and power consumption line up correctly. For the same reasons, system vendors may consider building 4P Tigerton-based workstations specifically aimed at the technical computing market.

It will be interesting to see what Intel’s new best buddy, Sun Microsystems, does with the new Xeons and Opterons. Sun will certainly incorporate the quad-core Opterons into its existing AMD-based Sun Fire product line for high performance computing. In fact, Sun doesn’t need to invent new Sun Fire offerings specifically for Barcelona. The quad-core Opterons are plug-compatible with the dual-core version, so existing Sun Fire customers can just buy a bag of new chips and have at it. I’m guessing Sun has other plans for the Tigerton. I wouldn’t be surprised to see those chips turn up in a 4P Sun Blade 6000 offering. There they may find some duty as a high performance computing platform, but more likely in a mixed workload environment, with traditional enterprise computing mixed with HPC.

If the Tigerton launch fails to put a damper on the Barcelona introduction on September 10, Intel has a second chance at the fall Intel Developer Forum (IDF), which takes place September 18-20. Using the IDF stage, Intel can trot out new performance benchmarks, talk about upcoming whiz-bang technology, and just generally remind everyone who invented the x86.

Meanwhile AMD is already setting up some expectations of what lies beyond the Barcelona offerings. In InformationWeek, Alexander Wolfe writes that AMD is planning to quickly jack up the clock speeds of the quad-core Opterons in Q4. This is not a huge surprise. Because of Intel’s new Core architecture and their move to the 45nm process technology later this year, AMD is under a lot of pressure to keep single core performance competitive with its rival. Because Opterons have integrated memory controllers to help with memory performance, AMD doesn’t have to match Xeon clock speed hertz for hertz in order to be competitive in overall performance, but they have to get close.

According to Wolfe, the Barcelona launch will include two processors: a standard 2.0GHz, 95 watt version and a low-power 1.9GHz, 68 watt version. He says AMD will introduce faster versions of each before the end of the year. A higher performance 120 watt processor won’t ship until the fourth quarter. At that point, it’s expected to clock in at 2.3GHz or better. Keep in mind that AMD’s Q4 releases will probably be going up against Intel’s 45nm Penryn processors, which are expected to be available in the same general timeframe. Information leaked by Intel a couple of weeks ago has the top-of-the line Penryn chip at 3.16GHz.

Beyond 2007, AMD is planning to deliver the 45nm “Shanghai” Opterons (dual and quad) in the second half of 2008. As a nod to Intel, these processors will incorporate more cache — 512KB of L2 cache per core and 6MB of unified L3 cache. The Shanghai Opterons will presumably be going up against Intel Xeons with the Nehalem microarchitecture, which will support the new CSI links and integrated memory controllers. If that contest comes to pass, it may prove to be the closest matchup between the two chipmakers in a long time.

—–

As always, comments about HPCwire are welcomed and encouraged. Write to me, Michael Feldman, at [email protected].

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Mira Supercomputer Enables Cancer Research Breakthrough

November 11, 2019

Dynamic partial-wave spectroscopic (PWS) microscopy allows researchers to observe intracellular structures as small as 20 nanometers – smaller than those visible by optical microscopes – in three dimensions at a mill Read more…

By Staff report

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quantum annealing) – ion trap technology is edging into the QC Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researcher Read more…

By Jan Rowell

What’s New in HPC Research: Cosmic Magnetism, Cryptanalysis, Car Navigation & More

November 8, 2019

In this bimonthly feature, HPCwire highlights newly published research in the high-performance computing community and related domains. From parallel programming to exascale to quantum computing, the details are here. Read more…

By Oliver Peckham

Machine Learning Fuels a Booming HPC Market

November 7, 2019

Enterprise infrastructure investments for training machine learning models have grown more than 50 percent annually over the past two years, and are expected to shortly surpass $10 billion, according to a new market fore Read more…

By George Leopold

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Atom by Atom, Supercomputers Shed Light on Alloys

November 7, 2019

Alloys are at the heart of human civilization, but developing alloys in the Information Age is much different than it was in the Bronze Age. Trial-by-error smelting has given way to the use of high-performance computing Read more…

By Oliver Peckham

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. Th Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Azure Cloud First with AMD Epyc Rome Processors

November 6, 2019

At Ignite 2019 this week, Microsoft's Azure cloud team and AMD announced an expansion of their partnership that began in 2017 when Azure debuted Epyc-backed ins Read more…

By Tiffany Trader

Nvidia Launches Credit Card-Sized 21 TOPS Jetson System for Edge Devices

November 6, 2019

Nvidia has launched a new addition to its Jetson product line: a credit card-sized (70x45mm) form factor delivering up to 21 trillion operations/second (TOPS) o Read more…

By Doug Black

In Memoriam: Steve Tuecke, Globus Co-founder

November 4, 2019

HPCwire is deeply saddened to report that Steve Tuecke, longtime scientist at Argonne National Lab and University of Chicago, has passed away at age 52. Tuecke Read more…

By Tiffany Trader

Spending Spree: Hyperscalers Bought $57B of IT in 2018, $10B+ by Google – But Is Cloud on Horizon?

October 31, 2019

Hyperscalers are the masters of the IT universe, gravitational centers of increasing pull in the emerging age of data-driven compute and AI.  In the high-stake Read more…

By Doug Black

Cray Debuts ClusterStor E1000 Finishing Remake of Portfolio for ‘Exascale Era’

October 30, 2019

Cray, now owned by HPE, today introduced the ClusterStor E1000 storage platform, which leverages Cray software and mixes hard disk drives (HDD) and flash memory Read more…

By John Russell

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This