AMD Climbs Back in the Ring

By Michael Feldman

September 14, 2007

After talking up its quad-core processors for more than a year, AMD finally released them into the wild this week. On Monday, the company kicked off a public relations extravaganza that celebrated the global launch of its new quad-core processors, which included events in Bangalore, Barcelona, Beijing, San Francisco, Seoul, Taipei and Tokyo.

Outmaneuvered by its larger rival over the past year, AMD has seen its worldwide server market share shrink from about 25 percent to 13 percent and has witnessed its bottom line bleed into the red. Since Intel’s quad-core offerings have been available for almost a year, AMD has been under increasing pressure to deliver its quads into the market. AMD’s six-month delay in getting its chips ready has given Intel the opportunity to romp freely in the x86 quad-core server space. AMD is hoping the new Opterons will not only stop the hemorrhaging, but will also start to reverse Intel’s momentum.
“Frankly it’s the biggest thing since the original Operton launch,” said Steve Demski, AMD Opteron Product Manager, Server Workstation Division. “In fact, it might be even bigger than the original.”

When AMD introduced the new processor back in 2003, there weren’t a lot of opportunities for customers to purchase Opteron-equipped computers. Today, Opterons are found on 55 Tier 1 platforms as well as additional regional platforms worldwide. From that perspective, the new quad-cores represent a much larger opportunity for AMD than its offerings in years past.

The initial launch includes nine offerings: five two-socket processors (Opteron 23xx), which range from 1.7 GHz to 2.0 GHz in speed, and four four-socket processors (Opteron 83xx), which range from 1.8 to 2.0 GHz. They are being priced aggressively against their Intel counterparts. For example, the Opteron 8350 is listed at $1019 versus the comparable Xeon 7320 at $1177. Since HyperTransport and the integrated memory controller gives AMD a performance edge at the four-socket and above scale, the high-end Opterons should be very competitive. In the more mainstream two-socket market, the Opteron 2350 is listed at $389; its Xeon 5345 counterpart is listed at $455. Intel could decide to lower its prices now or wait for its 45nm Harpertown processors (due in November) to get a better price-performance position against the new Opterons. The quad-core competition is just getting started.

Besides just putting four cores on a die, AMD has made a number of other improvements in the design. The AMD engineers accelerated the floating point unit significantly. According to Demski, they’ve quadrupled raw FP performance compared to the previous generation. This was accomplished by doubling the FP pipeline from 64 bits to 128 bits and doubling the data and instruction fetch bandwidth. They’ve also added support for misaligned SSE operations, which should save a clock cycle on some instructions.

The on-die memory controller has been completely redesigned. The new controller has deeper buffers to play with, is able to prefetch into L1 cache instead of L2 cache, and has incorporated an optimized DRAM paging scheme. In addition, the 128-bit memory controller can be configured via a BIOS setting into two 64-bit channels that operate independently. This enables an application to read and write data in parallel. Overall, AMD says they’ve achieved 50 percent better memory bandwidth in the new quad-cores compared to their dual-core brethren. And they’re going to need all that bandwidth, since there are now twice as many cores contending for memory.

AMD also put a lot of thought into minimizing energy consumption by taking advantage of the “native” quad-core implementation. For example, the clock frequencies on each of the four cores can be adjusted independently, based on an individual core’s workload. The new chips also make much more aggressive use of clock gating, so that areas of the chip can be disabled when not in use. In addition, AMD has split the power supplied to the memory controller from the power supplied to the cores. This enables a 200 MHz increase in the memory bus clock, which translates into better memory performance. It also allows for better granularity of power management since it decouples memory needs from computational needs. For example, an application running in a two processor system, but which only requires the cores on one CPU, is able to access memory on the other CPU, with those processor’s cores effectively turned off.

To go along with the new emphasis on energy conservation, AMD has decided to change the way it measures power consumption. In a nutshell, AMD is switching from a Thermal Design Power (TDP) metric to an Average CPU Power (ACP) metric. AMD’s TDP will still be defined as the maximum theoretical power used by the processor, and is only intended to be used by system engineers for determining thermal design limits. ACP will represent the maximum power the chip will draw under real-world conditions. It’s derived by running high utilization workloads such as TPC-C, STREAM, and various SPEC benchmarks.

Looking at the quad-core offerings AMD introduced this week: the standard processors have a TDP of 95 watts, with an ACP of 75 watts; the low-power processors — what the company calls its high-efficiency line — have a TDP of 68 watts and an ACP of 55 watts.

AMD claims that ACP is similar to Intel’s TDP. And while Intel’s TDP is almost certainly not equivalent to AMD’s TDP, it’s not clear if Intel’s TDP is equivalent to ACP. Confused? For the end-user, the best metric will be plugging the system into the wall, running the applications, and measuring the power usage.

AMD provided some benchmark comparisons for a number of synthetic and real-world HPC-type workloads. Pitting its 2.0 GHz Opteron 2350 against the 2.3 GHz Xeon 5345, AMD reported that they beat the competition by anywhere from 7 to 189 percent, depending upon the workload. Independent testing from AnandTech (, using the same chip matchup, showed more mixed results. In these tests, the Xeon prevailed in the Linpack benchmark (using Intel’s own Math Kernel Library), while the Opteron had a slight edge with a 3D rendering code. AnandTech’s conclusion was that Intel and AMD are about equal in raw floating point power, but the Opterons have the edge when the application needs to access main memory a lot.

Neither set of tests was applied to the four-socket versions of the processors to be used in multiprocessor (MP) servers. Up until last week, Intel didn’t have an MP solution on its latest Core architecture. But with the Tigerton Xeon introduction, it’s now possible to match the 83xx Opterons against the 73xx Xeons. Because of the inherently better scalability of AMD’s architecture, most analysts believe that the Opteron should still be the one to beat in multiprocessor server space. But for single-thread performance, the Xeons will continue to dominate.

Since Intel’s next-generation Xeon Harpertown processors are expected to come online later this year, the longer-term success of AMD’s quads will depend upon how quickly the company can ramp up clock speeds. “Special Edition” quad-core Opterons are already in the works and scheduled for release in Q4. Those CPUs will start at 2.3 GHz and go up from there. Even the standard and low-power processors are expected to get speed bumps before the end of 2007. If the quad-core Opterons can stay competitive on price and performance over the next six months, AMD should achieve the rebound it hoped for and then some.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 13), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue’s max capacity and doubling 2016 attendee numbers), the one Read more…

By Tiffany Trader

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art of “The Grand Hotel Of The West,” contrasted nicely with Read more…

By Arno Kolster

Google Cloud Makes Good on Promise to Add Nvidia P100 GPUs

September 21, 2017

Google has taken down the notice on its cloud platform website that says Nvidia Tesla P100s are “coming soon.” That's because the search giant has announced the beta launch of the high-end P100 Nvidia Tesla GPUs on t Read more…

By George Leopold

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

Cray Wins $48M Supercomputer Contract from KISTI

September 21, 2017

It was a good day for Cray which won a $48 million contract from the Korea Institute of Science and Technology Information (KISTI) for a 128-rack CS500 cluster supercomputer. The new system, equipped with Intel Xeon Scal Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 13), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art o Read more…

By Arno Kolster

Stanford University and UberCloud Achieve Breakthrough in Living Heart Simulations

September 21, 2017

Cardiac arrhythmia can be an undesirable and potentially lethal side effect of drugs. During this condition, the electrical activity of the heart turns chaotic, Read more…

By Wolfgang Gentzsch, UberCloud, and Francisco Sahli, Stanford University

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENAT Read more…

By John Russell

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National Laboratory. Kothe is a 32-year veteran of DOE’s National Laboratory System. Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakthrough Science at the Exascale” at the ACM Europe Conference in Barcelona. In conjunction with her presentation, Yelick agreed to a short Q&A discussion with HPCwire. Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This