IBM Revs Power7 Server Lineup

By Michael Feldman

April 12, 2011

Watson’s decisive win over two of Jeopardy’s top champions on national television earlier this year could turn out to be the most effective infomercial in the history of IT. Capitalizing on that accomplishment, IBM is working hard to highlight the supercomputing technology at every opportunity, including this week’s rollout of new and improved Power7-based servers.

The Power7, of course, was the server chip behind Watson’s game-winning performance in February, and will be the CPU that powers NCSA’s 10-petaflop Blue Waters supercomputer later this year. Although IBM employs Intel Xeon and AMD Opteron processors for its X series servers, the company seems to reserve its greatest enthusiasm for its home-grown Power7 and its associated Power-based rackmount boxes and blades. The latest offerings announced this week include an expanded Power7 blade lineup and speedier CPUs for its Power 750 and 755 servers.

Both the 750 and the 755 are four-socket Power7 servers that were introduced last year. The 750 is built for database serving and general enterprise consolidation/virtualization, while the InfiniBand-equipped 755 is aimed specifically at HPC users. The additional options on the 750 include new four-core and six-core Power7 CPUs running at 3.7 GHz, and two new eight-core Power7s running at 3.2 GHz and 3.6 GHz, respectively. The Power 755, which used to come only with 3.3 GHz chips, is now being outfitted with 3.6 GHz Power7s.

Why they didn’t offer an option for the faster 3.7 GHz Power7s on the Power 755 is a little mysterious. It seems like there would be some interest by HPC users that needed faster threads and a higher memory-to-compute ratio on certain applications.

In the case of the new Power7 blades — the PS703 and PS704 — IBM has actually opted for slower processors. The PS703 is a two-socket (16-core) single-wide blade that substitutes 2.4 GHz Power7 CPUs for the corresponding 3.0 GHz parts in the existing two-socket 16-core PS702. The difference is that the PS702 is a double-wide blade, so presumably the single-wide PS703 could only accommodate the slower, cooler chips in its denser form factor. The PS704 essentially doubles up on the PS703 offering four eight-core Power7 processors, again at 2.4 GHz, in a double-wide blade.

Apparently, the rationale is to offer denser and more scaled-out blades, even at the expense of single-thread performance. According to IBM, the PS704 delivers 60 percent more performance with twice the number of cores, but uses the same amount of space and energy as the older PS702. Cost of the new blades was not specified, but since the Power7 chips are not cheap (even lesser-clocked parts), customers will undoubtedly pay for the privilege of doubling up on their core count.

According to the IBM press release, the University of Massachusetts-Dartmouth is using two Power7 blades (type unspecified) to study the effect of gravitational waves on black holes. According to Gaurav Khanna, professor of physics at UMass-Dartmouth, calculations based on Einstein’s theory of relativity that used to take a month on an 2.5 GHz Xeon-based system can now be executed in less than a week. On this particular application, the Dartmouth team realized an eight-fold performance boost with the Power7 hardware.

It’s not all about Power7 though. In the same announcement this week, IBM also unveiled upgrades to its x86 server lineup, including a new InfiniBand solution for its Intelligent Cluster system (with a built-in Ethernet gateway for high frequency trading work), a 10GbE solution for HPC using BLADE Network Technologies’ RackSwitch, and new platforms refreshed with the latest Intel Xeon E7 (Westmere EX) processors.

IBM’s embrace of Xeons, and E7 in particular, is worth noting. Intel is increasingly positioning its multi-socket Xeons as cost-effective alternatives for the traditionally RISC-based “mission-critical” application space. That pits the Xeon E7 CPUs against Oracle’s Sparc processor and IBM’s Power7, as well as, ironically, Intel’s own Itanium chip.

Intel claimed that an E7 4800-based server matched integer throughput performance of a Power 750 server at about one fifth the cost. Given the Westmere architecture can execute only four floating point (FP) operations per clock cycle to the Power7’s eight, Intel was careful not to claim that its latest Xeons were better than Power7 at FP throughput. On top of that, the IBM chip delivers about four times the memory bandwidth as the latest offerings from Intel. For raw computational horsepower, the Power CPUs still outrun the Xeons.

Where Intel has managed to establish some headway is memory capacity. The E7-4800 CPUs will support up to 2 TB of DRAM in a four-socket setup, while the Power 750 and 755 top out at 512 GB and 256 GB, respectively. That’s a significant edge, especially for analytics workloads that rely on terabyte-sized in-memory datasets.

Ironically, IBM’s super-sized memory solution for big data analytics is provided by its Xeon-based eX5 servers (x3850 X5 and x3950 X5), which were introduced in March 2010. The technology uses a special memory expansion unit, known as the MAX5, which connects the extra RAM to the Xeon servers via QPI cables. The MAX5 adds an extra 32 DIMMs to the 64 DIMMs in the four-socket server, which means a system topped out with 16 GB DIMMs could access 1.5 TB of global memory. Since these boxes now support the new E7 Xeons, and with them, 32 GB DIMMs, maximum memory has doubled to 3 TB per server — the same as in IBM’s Z series mainframe.

For the time being, IBM seems content to let its x86 servers carry the big memory banner. At some point, the company may ramp up capacities on the Power servers, as long as it can justify the application demand from its customers. In the meantime, neither Intel nor IBM is likely to get too vocal about the other architecture’s shortcomings.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Google Launches Site to Share its NYC-based Algorithm Research

August 22, 2017

Much of Google’s algorithm development occurs in groups scattered throughout New York City. Yesterday, Google launched a single website - NYC Algorithms and Optimization Team page - to provide a deeper view into all of Read more…

By John Russell

Dell Strikes Reseller Deal with Atos; Supplants SGI

August 22, 2017

Dell EMC and Atos announced a reseller deal today in which Dell will offer Atos’ high-end 8- and 16-socket Bullion servers. Some move from Dell had been expected following Hewlett Packard Enterprise’s purchase of SGI Read more…

By John Russell

Glimpses of Today’s Total Solar Eclipse

August 21, 2017

Here are a few arresting images posted by NASA of today’s total solar eclipse. Such astronomical events have always captured our imagination and it’s not hard to understand why such occurrences were often greeted wit Read more…

By John Russell

HPE Extreme Performance Solutions

Leveraging Deep Learning for Fraud Detection

Advancements in computing technologies and the expanding use of e-commerce platforms have dramatically increased the risk of fraud for financial services companies and their customers. Read more…

Tech Giants Outline Battle Plans for Future HPC Market

August 21, 2017

Four companies engaged in a cage fight for leadership in the emerging HPC market of the 2020s are, despite deep differences in some areas, in violent agreement on at least one thing: the power consumption and latency pen Read more…

By Doug Black

Tech Giants Outline Battle Plans for Future HPC Market

August 21, 2017

Four companies engaged in a cage fight for leadership in the emerging HPC market of the 2020s are, despite deep differences in some areas, in violent agreement Read more…

By Doug Black

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capabilities to the cloud. Terms of the acquisition were not disclosed. Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system i Read more…

By Tiffany Trader

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based s Read more…

By John Russell

Deep Learning Thrives in Cancer Moonshot

August 8, 2017

The U.S. War on Cancer, certainly a worthy cause, is a collection of programs stretching back more than 40 years and abiding under many banners. The latest is t Read more…

By John Russell

IBM Raises the Bar for Distributed Deep Learning

August 8, 2017

IBM is announcing today an enhancement to its PowerAI software platform aimed at facilitating the practical scaling of AI models on today’s fastest GPUs. Scal Read more…

By Tiffany Trader

IBM Storage Breakthrough Paves Way for 330TB Tape Cartridges

August 3, 2017

IBM announced yesterday a new record for magnetic tape storage that it says will keep tape storage density on a Moore's law-like path far into the next decade. Read more…

By Tiffany Trader

AMD Stuffs a Petaflops of Machine Intelligence into 20-Node Rack

August 1, 2017

With its Radeon “Vega” Instinct datacenter GPUs and EPYC “Naples” server chips entering the market this summer, AMD has positioned itself for a two-head Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Leading Solution Providers

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This