Intel Touts New Energy-Efficient Circuitry

By Michael Feldman

February 20, 2012

Intel will be figuring prominently at this week’s IEEE International Solid-State Circuits Conference (ISSCC) in San Francisco, where researchers will be presenting a raft of emerging technologies — everything from integrated digital radio to optical interconnects. But some of the chipmaker’s most interesting presentations are being devoted to low-power circuitry.

In a prelude to ISSCC, Intel CTO Justin Rattner held a press briefing last week, outlining a couple of energy-focused technologies they’ve been working on. Specifically, Rattner spoke about the ongoing research with near threshold voltage circuitry designs and a new variable precision floating point unit. While both technologies are still confined to the research labs, Intel looks to be grooming them for their commercial debut.

The idea behind near threshold voltage (NTV), said Rattner, is to design circuit logic or memory that can operate at very low power voltage, thereby saving on energy. As its name implies, NTV works at just a notch above the transistor threshold level, that is, the point at which the device would actually shut off. The advantage to this is that transistors exhibits peak energy efficiencies in this NTV range — on the order of 5 to 10 times more efficient than when operating at “normal” levels.

For a microprocessor, this means you can decrease the voltage significantly, enabling a standard CPU, like a Pentium, to be powered by just a few milliwatts. The downside is that as voltage is squeezed, the clock frequency drops, thereby slowing throughput. But since frequency only decreases linearly with voltage, while power decreases quadratically, throughput per watt should be much better.

Another advantage of NTV circuitry is that it enables a much greater dynamic voltage range. So you can crank the clock up and down more easily, thus providing more control over the balance between performance and energy use. This is ideal for settings where the workload is variable, but where you might want to max out performance for at least some of the applications.

Of course, since maximum energy savings comes from keeping the voltages low, it makes more sense to use more (if slower) NTV processors for a given application, as long as you can parallelize your code sufficiently. Rattner said one potential application area for this technology is exascale hardware, where any loss of individual processor performance is naturally compensated for by the scale of the system.

At the Intel Developer Forum last fall, the company demonstrated an NTV prototype, known as Claremont, which was essentially a Pentium chip overlaid with NTV circuitry. At ISSCC this week, they will show how that design can operate between 3MHz and 915MHz, and is able to achieve up to 4.7 times better energy efficiency than a standard chip. At the most conservative voltage levels, the processor is able to run with a mere 2 milliwatts of power.

The NTV technology can also be applied to memory circuits and graphics logic, something Intel will demonstrate at ISSCC with an NTV-tweaked SIMD engine for processor graphics. In this case, since the graphics logic was designed with NTV in mind (unlike the Claremont Pentium-based prototype), the researchers were able to achieve a 9-fold increase in energy efficiency.

Intel is also wrapping low-power technology into floating point logic, one of the biggest energy hogs on microprocessors. Part of the problem is that floating point units operate at maximum precision (or more typically at two levels — single and double precesion) thus wasting computational bandwidth and storage. As Rattner noted that most programmers opt to use the default 64-bit floating point level, not realizing that in most cases, far less precision is required to get the correct answer.

To address the problem, Intel has invented what they call their “Variable Precision Floating Point Unit. The idea here is to build smarts into the hardware such that the computation is confined to the significant digits rather than the programmer-defined value. Intel’s has built an FP unit prototype that automagically right-sizes the floating point computation by using something called certainty tracking to determine the required accuracy.

The prototype has three floating point gears: 24-bit, 12-bit and 6-bit, and uses the certainty tracking to determine which bit width is appropriate. When less digits are warranted, there are fewer bits to shuffle, so not only is energy saved, but performance is increased as well.

Rattner claimed the design is able to cut energy consumption by as much as 50 percent over a conventional FP design. According to Intel, the prototype, which is clocked at 1.45GHz, is able to deliver between 52 and 162 gigaflops/watt. Intel estimates that if they used NTV techniques on their variable precision floating point design, they could realize an additional 7-fold efficiency gain. (For reference, a 20MW exaflop system needs an energy efficiency of just 50 gigaflops/watt, but that includes the entire microprocessor as well as external memory, I/O chips, network fabric, and so on.)

Rattner said the technology is applicable to GPUs (especially for visual computing and traditional graphics) and HPC-type processor designs. In the case of the latter, the implication is that it could be used for Intel’s Many Integrated Core (MIC) processors, which are essentially big floating point processors in an x86 wrapper. In both the graphics and HPC case, the energy efficiency of the floating point hardware is critical to the value proposition of the associated products.

“We have lots of plans for this technology,” said Rattner, “and you can certainly expect to see it as we move out toward the middle of the decade and beyond, where these energy challenges become even more severe than they are today.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Doug Kothe on the Race to Build Exascale Applications

May 29, 2017

Ensuring there are applications ready to churn out useful science when the first U.S. exascale computers arrive in the 2021-2023 timeframe is Doug Kothe’s job Read more…

By John Russell

PRACEdays Reflects Europe’s HPC Commitment

May 25, 2017

More than 250 attendees and participants came together for PRACEdays17 in Barcelona last week, part of the European HPC Summit Week 2017, held May 15-19 at t Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurr Read more…

By Doug Black

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

HPE Extreme Performance Solutions

Exploring the Three Models of Remote Visualization

The explosion of data and advancement of digital technologies are dramatically changing the way many companies do business. With the help of high performance computing (HPC) solutions and data analytics platforms, manufacturers are developing products faster, healthcare providers are improving patient care, and energy companies are improving planning, exploration, and production. Read more…

Nvidia CEO Predicts AI ‘Cambrian Explosion’

May 25, 2017

The processing power and cloud access to developer tools used to train machine-learning models are making artificial intelligence ubiquitous across computing pl Read more…

By George Leopold

PGAS Use will Rise on New H/W Trends, Says Reinders

May 25, 2017

If you have not already tried using PGAS, it is time to consider adding PGAS to the programming techniques you know. Partitioned Global Array Space, commonly kn Read more…

By James Reinders

Exascale Escapes 2018 Budget Axe; Rest of Science Suffers

May 23, 2017

President Trump's proposed $4.1 trillion FY 2018 budget is good for U.S. exascale computing development, but grim for the rest of science and technology spend Read more…

By Tiffany Trader

Hedge Funds (with Supercomputing help) Rank First Among Investors

May 22, 2017

In case you didn’t know, The Quants Run Wall Street Now, or so says a headline in today’s Wall Street Journal. Quant-run hedge funds now control the largest Read more…

By John Russell

Doug Kothe on the Race to Build Exascale Applications

May 29, 2017

Ensuring there are applications ready to churn out useful science when the first U.S. exascale computers arrive in the 2021-2023 timeframe is Doug Kothe’s job Read more…

By John Russell

PRACEdays Reflects Europe’s HPC Commitment

May 25, 2017

More than 250 attendees and participants came together for PRACEdays17 in Barcelona last week, part of the European HPC Summit Week 2017, held May 15-19 at t Read more…

By Tiffany Trader

PGAS Use will Rise on New H/W Trends, Says Reinders

May 25, 2017

If you have not already tried using PGAS, it is time to consider adding PGAS to the programming techniques you know. Partitioned Global Array Space, commonly kn Read more…

By James Reinders

Exascale Escapes 2018 Budget Axe; Rest of Science Suffers

May 23, 2017

President Trump's proposed $4.1 trillion FY 2018 budget is good for U.S. exascale computing development, but grim for the rest of science and technology spend Read more…

By Tiffany Trader

Cray Offers Supercomputing as a Service, Targets Biotechs First

May 16, 2017

Leading supercomputer vendor Cray and datacenter/cloud provider the Markley Group today announced plans to jointly deliver supercomputing as a service. The init Read more…

By John Russell

HPE’s Memory-centric The Machine Coming into View, Opens ARMs to 3rd-party Developers

May 16, 2017

Announced three years ago, HPE’s The Machine is said to be the largest R&D program in the venerable company’s history, one that could be progressing tow Read more…

By Doug Black

What’s Up with Hyperion as It Transitions From IDC?

May 15, 2017

If you’re wondering what’s happening with Hyperion Research – formerly the IDC HPC group – apparently you are not alone, says Steve Conway, now senior V Read more…

By John Russell

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

Since our first formal product releases of OSPRay and OpenSWR libraries in 2016, CPU-based Software Defined Visualization (SDVis) has achieved wide-spread adopt Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Last week, Google reported that its custom ASIC Tensor Processing Unit (TPU) was 15-30x faster for inferencing workloads than Nvidia's K80 GPU (see our coverage Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a ne Read more…

By Tiffany Trader

Leading Solution Providers

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which w Read more…

By Tiffany Trader

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling Read more…

By Steve Campbell

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Eng Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

As China continues to prove its supercomputing mettle via the Top500 list and the forward march of its ambitious plans to stand up an exascale machine by 2020, Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu's Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural networ Read more…

By Tiffany Trader

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of "quantum supremacy," researchers are stretching the limits of today's most advance Read more…

By Tiffany Trader

Knights Landing Processor with Omni-Path Makes Cloud Debut

April 18, 2017

HPC cloud specialist Rescale is partnering with Intel and HPC resource provider R Systems to offer first-ever cloud access to Xeon Phi "Knights Landing" process Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This