Intel Touts New Energy-Efficient Circuitry

By Michael Feldman

February 20, 2012

Intel will be figuring prominently at this week’s IEEE International Solid-State Circuits Conference (ISSCC) in San Francisco, where researchers will be presenting a raft of emerging technologies — everything from integrated digital radio to optical interconnects. But some of the chipmaker’s most interesting presentations are being devoted to low-power circuitry.

In a prelude to ISSCC, Intel CTO Justin Rattner held a press briefing last week, outlining a couple of energy-focused technologies they’ve been working on. Specifically, Rattner spoke about the ongoing research with near threshold voltage circuitry designs and a new variable precision floating point unit. While both technologies are still confined to the research labs, Intel looks to be grooming them for their commercial debut.

The idea behind near threshold voltage (NTV), said Rattner, is to design circuit logic or memory that can operate at very low power voltage, thereby saving on energy. As its name implies, NTV works at just a notch above the transistor threshold level, that is, the point at which the device would actually shut off. The advantage to this is that transistors exhibits peak energy efficiencies in this NTV range — on the order of 5 to 10 times more efficient than when operating at “normal” levels.

For a microprocessor, this means you can decrease the voltage significantly, enabling a standard CPU, like a Pentium, to be powered by just a few milliwatts. The downside is that as voltage is squeezed, the clock frequency drops, thereby slowing throughput. But since frequency only decreases linearly with voltage, while power decreases quadratically, throughput per watt should be much better.

Another advantage of NTV circuitry is that it enables a much greater dynamic voltage range. So you can crank the clock up and down more easily, thus providing more control over the balance between performance and energy use. This is ideal for settings where the workload is variable, but where you might want to max out performance for at least some of the applications.

Of course, since maximum energy savings comes from keeping the voltages low, it makes more sense to use more (if slower) NTV processors for a given application, as long as you can parallelize your code sufficiently. Rattner said one potential application area for this technology is exascale hardware, where any loss of individual processor performance is naturally compensated for by the scale of the system.

At the Intel Developer Forum last fall, the company demonstrated an NTV prototype, known as Claremont, which was essentially a Pentium chip overlaid with NTV circuitry. At ISSCC this week, they will show how that design can operate between 3MHz and 915MHz, and is able to achieve up to 4.7 times better energy efficiency than a standard chip. At the most conservative voltage levels, the processor is able to run with a mere 2 milliwatts of power.

The NTV technology can also be applied to memory circuits and graphics logic, something Intel will demonstrate at ISSCC with an NTV-tweaked SIMD engine for processor graphics. In this case, since the graphics logic was designed with NTV in mind (unlike the Claremont Pentium-based prototype), the researchers were able to achieve a 9-fold increase in energy efficiency.

Intel is also wrapping low-power technology into floating point logic, one of the biggest energy hogs on microprocessors. Part of the problem is that floating point units operate at maximum precision (or more typically at two levels — single and double precesion) thus wasting computational bandwidth and storage. As Rattner noted that most programmers opt to use the default 64-bit floating point level, not realizing that in most cases, far less precision is required to get the correct answer.

To address the problem, Intel has invented what they call their “Variable Precision Floating Point Unit. The idea here is to build smarts into the hardware such that the computation is confined to the significant digits rather than the programmer-defined value. Intel’s has built an FP unit prototype that automagically right-sizes the floating point computation by using something called certainty tracking to determine the required accuracy.

The prototype has three floating point gears: 24-bit, 12-bit and 6-bit, and uses the certainty tracking to determine which bit width is appropriate. When less digits are warranted, there are fewer bits to shuffle, so not only is energy saved, but performance is increased as well.

Rattner claimed the design is able to cut energy consumption by as much as 50 percent over a conventional FP design. According to Intel, the prototype, which is clocked at 1.45GHz, is able to deliver between 52 and 162 gigaflops/watt. Intel estimates that if they used NTV techniques on their variable precision floating point design, they could realize an additional 7-fold efficiency gain. (For reference, a 20MW exaflop system needs an energy efficiency of just 50 gigaflops/watt, but that includes the entire microprocessor as well as external memory, I/O chips, network fabric, and so on.)

Rattner said the technology is applicable to GPUs (especially for visual computing and traditional graphics) and HPC-type processor designs. In the case of the latter, the implication is that it could be used for Intel’s Many Integrated Core (MIC) processors, which are essentially big floating point processors in an x86 wrapper. In both the graphics and HPC case, the energy efficiency of the floating point hardware is critical to the value proposition of the associated products.

“We have lots of plans for this technology,” said Rattner, “and you can certainly expect to see it as we move out toward the middle of the decade and beyond, where these energy challenges become even more severe than they are today.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UK to Launch Six Major HPC Centers

March 27, 2017

Six high performance computing centers will be formally launched in the U.K. later this week intended to provide wider access to HPC resources to U.K. Read more…

By John Russell

AI in the News: Rao in at Intel, Ng out at Baidu, Nvidia on at Tencent Cloud

March 26, 2017

Just as AI has become the leitmotif of the advanced scale computing market, infusing much of the conversation about HPC in commercial and industrial spheres, it also is impacting high-level management changes in the industry. Read more…

By Doug Black

Scalable Informatics Ceases Operations

March 23, 2017

On the same day we reported on the uncertain future for HPC compiler company PathScale, we are sad to learn that another HPC vendor, Scalable Informatics, is closing its doors. Read more…

By Tiffany Trader

‘Strategies in Biomedical Data Science’ Advances IT-Research Synergies

March 23, 2017

“Strategies in Biomedical Data Science: Driving Force for Innovation” by Jay A. Etchings is both an introductory text and a field guide for anyone working with biomedical data. Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Quants Achieving Maximum Compute Power without the Learning Curve

The financial services industry is a fast-paced and data-intensive environment, and financial firms are realizing that they must modernize their IT infrastructures and invest in high performance computing (HPC) tools in order to survive. Read more…

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

Google Launches New Machine Learning Journal

March 22, 2017

On Monday, Google announced plans to launch a new peer review journal and “ecosystem” Read more…

By John Russell

Swiss Researchers Peer Inside Chips with Improved X-Ray Imaging

March 22, 2017

Peering inside semiconductor chips using x-ray imaging isn’t new, but the technique hasn’t been especially good or easy to accomplish. Read more…

By John Russell

LANL Simulation Shows Massive Black Holes Break ‘Speed Limit’

March 21, 2017

A new computer simulation based on codes developed at Los Alamos National Laboratory (LANL) is shedding light on how supermassive black holes could have formed in the early universe contrary to most prior models which impose a limit on how fast these massive ‘objects’ can form. Read more…

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

New Japanese Supercomputing Project Targets Exascale

March 14, 2017

Another Japanese supercomputing project was revealed this week, this one from emerging supercomputer maker, ExaScaler Inc., and Keio University. The partners are working on an original supercomputer design with exascale aspirations. Read more…

By Tiffany Trader

Nvidia Debuts HGX-1 for Cloud; Announces Fujitsu AI Deal

March 9, 2017

On Monday Nvidia announced a major deal with Fujitsu to help build an AI supercomputer for RIKEN using 24 DGX-1 servers. Read more…

By John Russell

HPC4Mfg Advances State-of-the-Art for American Manufacturing

March 9, 2017

Last Friday (March 3, 2017), the High Performance Computing for Manufacturing (HPC4Mfg) program held an industry engagement day workshop in San Diego, bringing together members of the US manufacturing community, national laboratories and universities to discuss the role of high-performance computing as an innovation engine for American manufacturing. Read more…

By Tiffany Trader

For IBM/OpenPOWER: Success in 2017 = (Volume) Sales

January 11, 2017

To a large degree IBM and the OpenPOWER Foundation have done what they said they would – assembling a substantial and growing ecosystem and bringing Power-based products to market, all in about three years. Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a new board design for NVLink-equipped Pascal P100 GPUs that will create another entrant to the space currently occupied by Nvidia's DGX-1 system, IBM's "Minsky" platform and the Supermicro SuperServer (1028GQ-TXR). Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which will be Japan’s “fastest AI supercomputer,” Read more…

By Tiffany Trader

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular offerings such as Caffe, Theano, and Torch. Read more…

By John Russell

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

Leading Solution Providers

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling was pretty much the exclusive realm of the Cray-2 and IBM mainframe class products. That’s changing. We are now seeing an emergence of x86 class server products with exotic plumbing technology ranging from Direct-to-Chip to servers and storage completely immersed in a dielectric fluid. Read more…

By Steve Campbell

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. Read more…

By John Russell

BioTeam’s Berman Charts 2017 HPC Trends in Life Sciences

January 4, 2017

Twenty years ago high performance computing was nearly absent from life sciences. Today it’s used throughout life sciences and biomedical research. Genomics and the data deluge from modern lab instruments are the main drivers, but so is the longer-term desire to perform predictive simulation in support of Precision Medicine (PM). There’s even a specialized life sciences supercomputer, ‘Anton’ from D.E. Shaw Research, and the Pittsburgh Supercomputing Center is standing up its second Anton 2 and actively soliciting project proposals. There’s a lot going on. Read more…

By John Russell

HPC Startup Advances Auto-Parallelization’s Promise

January 23, 2017

The shift from single core to multicore hardware has made finding parallelism in codes more important than ever, but that hasn’t made the task of parallel programming any easier. Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu’s Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural network training and now they are sharing their implementation with the larger deep learning community. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

IDG to Be Bought by Chinese Investors; IDC to Spin Out HPC Group

January 19, 2017

US-based publishing and investment firm International Data Group, Inc. (IDG) will be acquired by a pair of Chinese investors, China Oceanwide Holdings Group Co., Ltd. Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This