Revelations on Roadrunner’s Retirement

By Nicole Hemsoth

April 4, 2013

Earlier this week we reported on the decommissioning of the Roadrunner supercomputer at Los Alamos National Laboratory, which was being shuttered following a stint of fame as the first system to break the petascale barrier back in 2008.

According to Paul Henning from the computational physics division at Los Alamos, Roadrunner’s checkout made big news, but the end of the line for the super was well-planned, if not right on schedule.

The system served its purpose chewing a bevy of mostly classified and some key civilian code. However, in the end, the combination of a finite contract, an extinct chip, the cost of crumpling up code to fit into IBM’s Cell, and the promise of swifter, more efficient technologies were main factors in the planned clipped lifecycle of the petaflop pioneer.

“Rather than think of these machines as physical entities, we think of them as projects,” he explained. “At the beginning of the Roadrunner acquisition we laid out a project lifetime for this—and that lifetime considered a number of things, including the cost of maintenance, power, vendor and licensing contracts, and how we would upgrade the system.”

Henning detailed that the support contract with IBM was up and since they don’t even produce the core of the machine’s architecture, the Cell, the question of even scrounging up some spare parts would have presented a rather tricky issue. The retirement party had been planned years ago anyway, but there are some meaty learning opportunities to glean from the scrap metal.

When any system at the lab is shuttered, the autopsy, which looks at everything from the integrity of the memory and OS to the more nuts and bolts physical properties, is performed. A key finding of the post-mortem revolves around the condition of the boxes after five years of heat, wear and tear—it’s here where the materials analysis begins. It’s given the renowned materials science team at the center an insider’s view into the real stress on systems after high-yield, high-heat production—and from what we read between the lines, these boxes are maxed out.

Then again, there were never any plans to build the system out to new glory ala the Jaguar to Titan transformation. Anyway, even if the hardware wasn’t on its last, weak leg, considering they’d have to retrofit the entire system since IBM would return a 404 on their build-out needs, it makes sense that they’d want to rip…and of course, replace.

Currently, Los Alamos has sent its applications on a redirect course to the smaller, slightly more efficient and roughly performance-equivalent Cielo system, which is housed in the same space as the now-defunct Roadrunner. Henning said the developer-friendly architecture saves time and money on code retooling, ostensibly while they try to fit something new into their environment.

And so here is where things get interesting. Because we can speculate on what Los Alamos might dream up to fill the 6,000 square foot gap left behind. That’s a pretty large spate of empty space for any upstart system to settle into. Titan’s sprawl is right under 5,000 square feet and a lot of flops have fit in less than that.

There are a few hints at what might sit on the charred spot Roadrunner once occupied post-ripdown. However, it’s worth noting that a quick perusal of the NNSA’s procurement plans for the next year include something on the order of a $50 million to (yes) one billion dollar project, which is currently accepting proposals. And it’s kind of hard to imagine what else would be filed under tech procurements to that monetary tune. If any of you know anything about this, that comments section down there looks awfully empty….(hint, hint).

All speculation aside, it looks like we’ll find out soon enough—probably later this year—just what will turn off that vacancy sign at the lab. Until then, the Roadrunner story serves as a reminder about how quickly the tides of this type of tech shift and leave superhero machines drifting into forgotten waters.

When national labs and large HPC sites sit down to spill ink on new system designs, they’re hedging their bets on what future technologies will look like. It’s rare, unless folks are on a TACC/Stampede-like course to go from ground to super in a tick over a year, to know what innovations on the architecture, efficiency or acceleration front will yield big price-performance dividends. So at the time that Los Alamos set about architecting Roadrunner based on the very unique Cell approach, they were placing their bets on the future of that technology.

Since that development cycle, the rise of GPU acceleration, the introduction of the promising Phi, and some efficiency tweaks on the software side have rendered some of what made Roadrunner shine seem rather date. It’s now possible to get more compute power in a smaller power envelope…and with a lot less in the way of programming hassle, as well, notes Henning.  However, for the NNSA and Los Alamos, whatever the clandestine code was they cooked around the Cell, it must have been worth the effort on the retooling side.

Although the story of the Roadrunner being forced into retirement found its way into a number of mainstream tech media stories over the course of the week, this is a pretty standard order of operations for large HPC centers, especially national labs. Henning stressed that the shutdown of the once-famous system is not unlike the series of other supers they’ve shuttered in succession at the center. They build a plan for acquisition, see a machine run its course, learn from it post-mortem and shuttle it off in parts to make way for something fresh.

Related Articles

Requiem for Roadrunner

 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This