Moonshot Highlights HPC’s Longshot

By Nicole Hemsoth

April 11, 2013

For those who followed the news this week about HP’s Moonshot Project, which is their super-compact server pitch for “hyperscale datacenters”, the idea of plugging this into some high performance computing context likely wasn’t first in the thought-queue. However, according to some at the edge of low power computing, including Calexda’s Karl Freund, “the potential says something about the future.”

Without some background, that quote might sound rather vague until one thinks about all the speculation that’s been pumped into ARM-based and low-power x86 architectures. The attention around this has increased now that we’re looking at a 64-bit and double-precision-ready reality around the bend within the next couple of years.

While Moonshot might be wooing the mobile and hosting camp, there is something more compelling here for HPC–at least in the coming years. This concept presents high-density, low-power servers with the ability to swap in accelerators, DSPs, GPUs, FPGAs to create an efficient heterogeneous platform that is tailored around specific workloads.

Add to that an integrated cluster fabric and embedded low latency switches and this should strike the HPC crowd as a “blade on steroids” where storage and other workload-specific needs can (eventually) be snapped in. Again, it’s still down the road for the needs of high performance computing, but we did explore the possibilities with a few folks this week.

During a conversation about how HP and others who take this type of swing at big datacenters might be able to strong-ARM their way through the gilded HPC gates, Freund cited some heavy-hitters taking an honest shine to lightweight approaches. He rattled off a long list of national labs, from Sandia to Los Alamos, Argonne, Oak Ridge, and others who are actively exploring the potential of ARM and how it might help them tackle exascale-class problems efficiently. He was referring to his company’s own ARM-based cartridges, which HP will offer as an option (although they were a first choice during the initial phases of Moonshot) to the core Intel Atom S1200 “Centerton” in addition to other offerings from ARM vendors.

While the labs might be turning a theoretical eye to the low power field, at this point it’s more on the level of playing with a few boxes to get a sense of scale and capability. So far, they (and some in the life sciences and oil and gas industries who aren’t concerned with striking double-precision gold) are pleased, but there is still a great deal of development to be done, including the (likely late) 2014 release of 64-bit ARM and then the critical tooling required to make it all function.

But it’s not all a power/efficiency play for the labs and those thinking about new server approaches, says Freund—it’s just as much a matter of flexibility and being able to build out boxes based on specific elements that are wrapped around specific workload needs. The labs and others at such scale have been “told by Intel that you get what everyone else gets” unless you’re willing to fork over a bunch of bucks to have them cobble together a specialized chip. This just isn’t the way systems are going to be built if we look ahead, Freund argues.

What HP showed off this week in the form of the very hopeful-sounding “Project Moonshot” is a glimpse into that application-centric future. Is any of it ready for HPC primetime? Of course not—in fact, in their current form sporting Intel Atom processors, they’re really only good for cloud datacenters munching pretty common tasks in an efficient but unimpressive (performance-wise) way. But there is a little twinkling there that’s bright enough to lull the forward-looking on the supercomputing side.

That sparkle is in flexibility, Freund argues—it’s a glimmer that is hard for the labs to ignore. And when the light hits Moonshot just right, this crew is seeing the promise of stitching all sorts of pretties to the naked boxes; from GPUs on the same die, to FPGAs finding their way in, to 60 gigabit fabric switches, sprinklings of DSPs (ala Texas Instruments) and additional offload engines, at least from Freund’s vantage point.

As HP noted when they slung out Moonshot this week, “There is a solid return for investing in finding an optimal balance of density, costs and expenses for each workload class. Given the rapid rate of workload and application evolution, finding optimal performance pints will be a continuous process for at least the next few years; it demands flexible hardware and software infrastructure.”

One could argue even further that Freund’s simple statement about possibility is far deeper than anything else he could have said in more words. And the synergies don’t end there, nor do they really even begin with HP for that matter either.

What HP has done is thrown out a holistic view of how the future could, when ideally imagined, work, for the big boys of HPC and the enterprise peasants alike. Even if for now the messaging is trumpeted to the cloud datacenters serving up vanilla apps, this unified vision resonates. They plan on “enabling a variety of partner silicon and component vendors to accelerate hypersale workloads for customers. This includes the lowest power CPUs and adds to it APUs, GPUs, DSPs, and FPGAs at scales those vendors would not be able to access on their own.” This is music to vendor ears, but on the receiving end, they note that “HP’s customers will benefit via broader access to innovative accelerators at a faster pace than HP achieve on its own.” They note (quite humbly despite the grandiosity of the project name) that their “success in bootstrapping and sustaining their Pathfinder Innovation Ecosystem will determine their future in the hyperscale infrastructure market.”

He imagines that at ISC in Leipzig and other shows with an HPC-heavy cast, HP will try to shine its Moonshot diamond in such a way that there’s a visible “big data” glint. The issue here is, HPC in this case isn’t really the same thing as big data as it fits in the Moonshot box. One of the biggest weaknesses of an architecture like the one they’ve crammed into the teensy space is that it rather sucks at floating point performance. And that’s kind of, well, you know , like really, really important. Still, for the I/O and integer-intensive stuff, which also has a place in the hallowed halls of HPC, there is a story angle. Again, that tale will have to play out following some maturing post 64-bit release.

Even after that release and the addition of double-precision capability, there’s something of a chicken and egg problem. Since no one is investing in the tools and software side until 64-bit double-precision emerges (no money, no develop-y), even the experiments at this early stage have their limits—and the development needed after the basics are in place will add even more time to the process. It will be slow going, but it could be all worth the wait if an efficient, flexible and fine-tuned server approach emerges that pulls the exascale dream a little closer.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Perverse Incentives? How Economics (Mis-)shaped Academic Science

July 12, 2017

The unintended consequences of how we fund academic research—in the U.S. and elsewhere—are strangling innovation, putting universities into debt and creatin Read more…

By Ken Chiacchia, Senior Science Writer, Pittsburgh Supercomputing Center

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This