What Knights Landing Is Not

By James Reinders, Intel

June 18, 2016

As we get ready to launch the newest member of the Intel Xeon Phi family, code named Knights Landing, it is natural that there be some questions and potentially some confusion.

I have found that everything is clear, when we really understand that Knights Landing is an Intel processor. That makes it NOT Knights Corner. That makes it NOT a GPU. That makes it NOT a PCIe limited accelerator. That makes it NOT force large, new, and unique investments in software programming.

Perhaps everything is most clear when we discuss what it is and what it is not.

Knights Landing is NOT Knights Corner

Knights Corner, the first Intel Xeon Phi product, was a coprocessor. Knights Corner has been extraordinarily successful powering many of the world’s fastest computers. Nevertheless, Knights Corner required a hot processor, shuffling of data over the PCIe bus, and often the use of offload-style programming due to limited memory capacity and strong Amdahl’s Law effects when running less parallel code.

Knights Landing, as a processor, is a very easy upgrade for a Knights Corner user. Applications that used Knights Corner run even better on Knights Landing. Even bigger news is this: applications which were never able to adapt to the limitations of Knights Corner (or offloading to GPUs for that matter) will find Knights Landing an exciting option.


Knights Landing is NOT a GPU (neither was Knights Corner)

Knights Landing is a full-fledged, highly scalable, Intel processor. This processor can reach unprecedented levels of performance and parallelism, without giving up programmability. You can use the same parallel programming models, the same tools, and the same binaries that run today on other Intel processors.

Programming languages that work for processors, just work for Knights Landing too. Programming models, like OpenMP, MPI and TBB, just work for Knights Landing also.

Restrictive models tailored for GPUs, including kernel programming in CUDA and OpenCL, do not apply to processors (and I’m not talking just about Intel processors). We do not need them, because we have the full richness and portability of processor programming models fully available on Knights Landing.

Knights Landing is NOT going to invalidate prior processor coding efforts

It’s Knights Landing that really brings us home. It’s a full processor from Intel, one that happens to have up to 72 cores. It has an unprecedented ability to perform on highly parallel programs while being compatible with the tools and programming models common to Intel processors.

One of the first things I did when I initially logged on to a Knights Landing machine was to type in “yum install emacs.” I’m sure that whoever built that emacs binary had never heard of Knights Landing. It worked and I was happy to have the power of emacs so as to no be slowed by the primitive “vi.” I am so happy that software just runs, without a recompilation needed. No need to do something weird with Knights Landing to use it with your favorite software. It’s just like any other processor from Intel in that respect! It can run anything you would expect a processor to run: C, C++, Fortran, Python, and much more. It really is a full processor!

We think that parallel programming is challenging enough. That’s why we took a different approach compared to other device designs – especially GPUs. Our goal has been to deliver never before attainable processor performance while remaining compatible with existing software and tools. It’s quite an accomplishment.

Reinders-KNL-FullCover
Front jacket for “Intel Xeon Phi Processor High Performance Programming, Knights Landing Edition” by James Reinders, Jim Jeffers and Avinash Sodani

Knights Landing is NOT inflexible

When we are considering the design for a new computer, we ask a variety of basic questions, consider options, make choices, and bake a set of choices into a design. In the past, when the topic of using high bandwidth memory came up, there as always a debate: should we make it a cache or should we make it a scratchpad memory? And that, of course, depends to a certain extent on whether your application is cache-friendly – and most are – or if it’s one of those apps that is not cache-friendly and you think you can do better with scratch pad memory. Previously, we generally had to design the computer choosing one approach or the other and then live with the decision. With Knights Landing, we offer choices which make Knights Landing amazingly versatile.

Knights Landing integrates high bandwidth memory known as MCDRAM which greatly enhances performance.

Unprecedented configurability allows it to be operated in different “memory modes.” MCDRAM can either be treated as a high bandwidth memory-side cache, or it can be identified as high bandwidth memory, or a little of each. Knights Landing also supports different “cluster modes,” allowing it to behave as a cluster with one, two or four NUMA domains.

Reinders-KNL-Chapter17
Source: “Intel Xeon Phi Processor High Performance Programming, Knights Landing Edition,” 2016; used with permission – click to enlarge

As Jim Jeffers and I say in our book on Knights Landing, “Knights Landing offers an unprecedented variety of configurations which have traditionally been available only as hardwired and unchangeable design decisions. Specifically, the choices realized by the cluster modes and the memory modes. This wide ranging support allows Knights Landing to act like very different machines based on the configuration used to initialize the CPU, the operating system, and then the applications.” This means that Knights Landing can be adapted to fit application needs.

Knights Landing is NOT limited by small memory and offloading

Knights Landing processors support up to 384 GB DDR using 6 channels (~90GBs sustained bandwidth) memory and do not require applying offload constructs to hot spots because an entire application will run on the processor itself.

Reinders-KNL-Chapter22
Source: “Intel Xeon Phi Processor High Performance Programming, Knights Landing Edition,” 2016; used with permission – click to enlarge

Consider the weather forecasting program called WRF (Weather Research and Forecasting). It does not have just a few hot spots where it does all its computations – instead it has a huge number of algorithms used to solve different problems. There are many parts of the application that you would like to run very fast, especially the particularly complex algorithms. Since it all runs on Knights Landing, we’ve seen very nice results, which I have documented in chapter 22 of the new Knights Landing book, coupled with the ease of using the same code as we would on any processor. Programs like this are essentially an insurmountable challenge for a GPU or coprocessor.

Machine learning and data analytics will receive a boost from the introduction of Knights Landing2 . Both tend to apply computational models to large datasets – the constraints have always been the amount of data you can handle given the computational power available to you. Knights Landing is a highly scalable, highly parallel device that is well suited to handle large, complex computations. Because it is a processor rather than a coprocessor, the Intel Xeon Phi technology provides you with more access to your data. Best of all you are working with an on-package, very large processor-sized memory without the limits of any offload device (coprocessor or GPUs).

Reinders-KNL-Chapter24
Source: “Intel Xeon Phi Processor High Performance Programming, Knights Landing Edition,” 2016; used with permission – click to enlarge

The same holds true for visualization applications – Knights Landing provides a new level of flexibility for these kinds of highly specialized, data intensive workloads. Many people are surprised that Knights Landing can consistently beat the leading GPUs in visualization benchmarks 1 . But this is really not surprising when you consider that a GPU has a hard coded graphics pipeline, which is quite inflexible. Knights Landing, being a processor, has none of those constraints. Plus, you don’t wind up shipping massive amounts of data across the PCIe bus; the data is stored in on-package memory and is available for immediate processing.

Moving Toward Exascale

I think we can safely predict a long and happy life for the evolving Intel Xeon Phi processor family, which includes Knights Landing and all its descendants. Odds are that these next generation processors will play a major role in meeting one of HPC’s most exciting grand challenges – the realization of exascale.

Los Alamos National Laboratory’s Trinity supercomputer and the Cori supercomputer from NERSC are pre-exascale systems that will be operational in 2016. Both are powered by Knights Landing and are proof that double-digit petascale performance and the development of exascale machines are attainable without the use of attached accelerators or coprocessors.

And that’s why we emphasize that Knights Landing is a processor – a full-featured, extraordinarily powerful, highly parallel CPU – not a coprocessor or accelerator. It’s a major milestone on the road to exascale and an exciting new era in the world of high performance computing.

1 Intel Xeon Phi Processor High Performance Programming Knights Landing Edition, chapter 17, Software-defined Visualization

2 Intel Xeon Phi Processor High Performance Programming Knights Landing Edition, chapter 24, Machine Learning

All figures are reproduced with permission from Intel Xeon Phi Processor High Performance Programming, Knights Landing Edition by James Reinders, Jim Jeffers and Avinash Sodani, copyright 2016, published by Morgan Kaufmann, ISBN 978-0-12-809194-4. Figures are available for download at http://lotsofcores.com/KNLbook.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

AI in the News: Rao in at Intel, Ng out at Baidu, Nvidia on at Tencent Cloud

March 26, 2017

Just as AI has become the leitmotif of the advanced scale computing market, infusing much of the conversation about HPC in commercial and industrial spheres, it also is impacting high-level management changes in the industry. Read more…

By Doug Black

Scalable Informatics Ceases Operations

March 23, 2017

On the same day we reported on the uncertain future for HPC compiler company PathScale, we are sad to learn that another HPC vendor, Scalable Informatics, is closing its doors. Read more…

By Tiffany Trader

‘Strategies in Biomedical Data Science’ Advances IT-Research Synergies

March 23, 2017

“Strategies in Biomedical Data Science: Driving Force for Innovation” by Jay A. Etchings is both an introductory text and a field guide for anyone working with biomedical data. Read more…

By Tiffany Trader

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HFT Firms Turn to Co-Location to Gain Competitive Advantage

High-frequency trading (HFT) is a high-speed, high-stakes world where every millisecond matters. Finding ways to execute trades faster than the competition translates directly to greater revenue for firms, brokerages, and exchanges. Read more…

Google Launches New Machine Learning Journal

March 22, 2017

On Monday, Google announced plans to launch a new peer review journal and “ecosystem” Read more…

By John Russell

Swiss Researchers Peer Inside Chips with Improved X-Ray Imaging

March 22, 2017

Peering inside semiconductor chips using x-ray imaging isn’t new, but the technique hasn’t been especially good or easy to accomplish. Read more…

By John Russell

LANL Simulation Shows Massive Black Holes Break ‘Speed Limit’

March 21, 2017

A new computer simulation based on codes developed at Los Alamos National Laboratory (LANL) is shedding light on how supermassive black holes could have formed in the early universe contrary to most prior models which impose a limit on how fast these massive ‘objects’ can form. Read more…

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

New Japanese Supercomputing Project Targets Exascale

March 14, 2017

Another Japanese supercomputing project was revealed this week, this one from emerging supercomputer maker, ExaScaler Inc., and Keio University. The partners are working on an original supercomputer design with exascale aspirations. Read more…

By Tiffany Trader

Nvidia Debuts HGX-1 for Cloud; Announces Fujitsu AI Deal

March 9, 2017

On Monday Nvidia announced a major deal with Fujitsu to help build an AI supercomputer for RIKEN using 24 DGX-1 servers. Read more…

By John Russell

HPC4Mfg Advances State-of-the-Art for American Manufacturing

March 9, 2017

Last Friday (March 3, 2017), the High Performance Computing for Manufacturing (HPC4Mfg) program held an industry engagement day workshop in San Diego, bringing together members of the US manufacturing community, national laboratories and universities to discuss the role of high-performance computing as an innovation engine for American manufacturing. Read more…

By Tiffany Trader

For IBM/OpenPOWER: Success in 2017 = (Volume) Sales

January 11, 2017

To a large degree IBM and the OpenPOWER Foundation have done what they said they would – assembling a substantial and growing ecosystem and bringing Power-based products to market, all in about three years. Read more…

By John Russell

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a new board design for NVLink-equipped Pascal P100 GPUs that will create another entrant to the space currently occupied by Nvidia's DGX-1 system, IBM's "Minsky" platform and the Supermicro SuperServer (1028GQ-TXR). Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which will be Japan’s “fastest AI supercomputer,” Read more…

By Tiffany Trader

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular offerings such as Caffe, Theano, and Torch. Read more…

By John Russell

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling was pretty much the exclusive realm of the Cray-2 and IBM mainframe class products. That’s changing. We are now seeing an emergence of x86 class server products with exotic plumbing technology ranging from Direct-to-Chip to servers and storage completely immersed in a dielectric fluid. Read more…

By Steve Campbell

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. Read more…

By John Russell

BioTeam’s Berman Charts 2017 HPC Trends in Life Sciences

January 4, 2017

Twenty years ago high performance computing was nearly absent from life sciences. Today it’s used throughout life sciences and biomedical research. Genomics and the data deluge from modern lab instruments are the main drivers, but so is the longer-term desire to perform predictive simulation in support of Precision Medicine (PM). There’s even a specialized life sciences supercomputer, ‘Anton’ from D.E. Shaw Research, and the Pittsburgh Supercomputing Center is standing up its second Anton 2 and actively soliciting project proposals. There’s a lot going on. Read more…

By John Russell

Leading Solution Providers

HPC Startup Advances Auto-Parallelization’s Promise

January 23, 2017

The shift from single core to multicore hardware has made finding parallelism in codes more important than ever, but that hasn’t made the task of parallel programming any easier. Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu’s Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural network training and now they are sharing their implementation with the larger deep learning community. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

IDG to Be Bought by Chinese Investors; IDC to Spin Out HPC Group

January 19, 2017

US-based publishing and investment firm International Data Group, Inc. (IDG) will be acquired by a pair of Chinese investors, China Oceanwide Holdings Group Co., Ltd. Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

Intel and Trump Announce $7B for Fab 42 Targeting 7nm

February 8, 2017

In what may be an attempt by President Trump to reset his turbulent relationship with the high tech industry, he and Intel CEO Brian Krzanich today announced plans to invest more than $7 billion to complete Fab 42. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This