Since 1986 - Covering the Fastest Computers in the World and the People Who Run Them

Language Flags
April 18, 2014

Moore’s Law Versus the Laws of Physics

Tiffany Trader
Moores Law sweet spot graphic

If you’re looking for a great video describing the essentials of Moore’s law in under 10 minutes, perhaps for your non-HPC friends and family, look no further. With a direct, easy-to-follow delivery, Professor Derek McAuley with the School of Computer Science at the University of Nottingham lays out the elements of chip design and manufacturing that have today’s chip designers butting up against the laws of physics.

McAuley refers to Moore’s law – Gordon Moore’s observation that the transistors in a given area doubles every two years or so – as the “sweet spot” that occurs with each generation of processors, each time the feature size of a chip’s components (e.g., transistors and wire) get reduced.

The professor recalls early on in his career working at Acorn Computing when his colleagues Sophie Wilson and Steve Furber were designing the ARM processor. At this point, they were all very excited about 3 micron technology, the feature size of the transistor. Today the industry is down to 28 or 22 nanometers.

Professor McAuley gets into describing how transistors are made using semiconductor materials doped with ions (p or n materials) and the slowing down of Moore’s law. “Each generation has required better understanding and more complex optical systems,” says McAuley.

“As these feature sizes get smaller, the areas of the transistor can only fit so many ions or atoms of the doping material – and as it gets smaller and smaller, the number gets less and less. As we get to very small numbers of atoms, the quantum mechanics behavior of the transistor and the probability that it does the right thing start to reduce.”

McAuley continues by saying the prediction that Moore’s law will run out is essentially saying that the transistors will start to do the undesirable thing too often. Error correction can be used to abate some of this behavior, but it only goes so far when errors become too numerous.

There are still many other areas open to development, however, and McAuley sees promise in architecture innovation and 3D chip design.

SC14 Virtual Booth Tours

AMD SC14 video AMD Virtual Booth Tour @ SC14
Click to Play Video
Cray SC14 video Cray Virtual Booth Tour @ SC14
Click to Play Video
Datasite SC14 video DataSite and RedLine @ SC14
Click to Play Video
HP SC14 video HP Virtual Booth Tour @ SC14
Click to Play Video
IBM DCS3860 and Elastic Storage @ SC14 video IBM DCS3860 and Elastic Storage @ SC14
Click to Play Video
IBM Flash Storage
@ SC14 video IBM Flash Storage @ SC14  
Click to Play Video
IBM Platform @ SC14 video IBM Platform @ SC14
Click to Play Video
IBM Power Big Data SC14 video IBM Power Big Data @ SC14
Click to Play Video
Intel SC14 video Intel Virtual Booth Tour @ SC14
Click to Play Video
Lenovo SC14 video Lenovo Virtual Booth Tour @ SC14
Click to Play Video
Mellanox SC14 video Mellanox Virtual Booth Tour @ SC14
Click to Play Video
Panasas SC14 video Panasas Virtual Booth Tour @ SC14
Click to Play Video
Quanta SC14 video Quanta Virtual Booth Tour @ SC14
Click to Play Video
Seagate SC14 video Seagate Virtual Booth Tour @ SC14
Click to Play Video
Supermicro SC14 video Supermicro Virtual Booth Tour @ SC14
Click to Play Video