Intel CTO Tells HPC Crowd to Get a Second Life

By Michael Feldman

November 17, 2009

The opening address of the Supercomputing Conference had a surreal quality to it in more ways than one. Between talking avatars, physics-simulated sound, and a Larrabee demo running HPC-type codes, it was hard to separate reality from fantasy.

On Tuesday morning, Intel CTO and HPC aficionado Justin Rattner presented his vision of the future of high performance computing to the SC09 crowd in attendance. Rattner’s thesis: the 3D Web will be the technology driver that revitalizes the HPC business model. More precisely, the combination of HPC and cloud computing will make the 3D Web possible, and, more important to Intel’s bottom line, ubiquitous. “There is nothing more important to the long-term health of the HPC industry than the 3D Web,” said Rattner.

Why does high performance computing need revitalizing? Citing HPC server revenue projections from InterSect 360, Rattner noted that the trend showed a modest compounded annual growth rate (CAGR) of 3.6 percent into the foreseeable feature. “This is not a healthy business,” he complained. Of course, 3.6 percent is pretty healthy growth for some sectors, but for high-flying Silicon Valley chip vendors, apparently not good enough.

Rattner’s answer to HPC server woes is the invention of the 3D Web, a cloud platform which encompasses real-time simulations, multi-view animation, and immersive virtual environments. The idea is that the computational horsepower needed to accomplish this requires high performance computing technology, but the application set extends far beyond traditional HPC. For example, consumer applications like advanced multiplayer online games and virtual communities could help to make the 3D Web a mainstream computing platform.

Industrial applications, like apparel design, would also be able to take advantage of these capabilities. Rattner brought on Shenlei Winkler, the CEO of the Fashion Research Institute, who noted that the $1.7 trillion apparel industry is barely computerized, relying mostly on sketches and physical sampling to design fashion products. She went on to explain how her organization uses OpenSim, an open source virtual world, to slash design time by 75 percent and sample costs by 65 percent. With a more sophisticated 3D Web capability, consumers themselves will be able to design and order clothes. What she didn’t mention was that the trillion-dollar fashion industry would most likely shrink dramatically if this level of sophistication was available to fashion designers and consumers, given that a lot of human labor would be replaced by software.

Rattner also talked with Utah State biology researcher Aaron Duffy, who has created a simulation of a fern ecosystem. The trick here was that Duffy conversed with Rattner as an avatar that was surrounded in his virtual fern forest. The platform he used was called ScienceSim, a virtual world designed as sort of a Second Life for scientists.

This is all first-generation technology. The avatars look cartoonish, and the interactions between them and their virtual environments are limited. The goal, of course, is to provide much more refined visualization and enable a lot greater complexity in these virtual worlds. At one point, Rattner demonstrated a high-res simulation of cloth draped being across a surface. Another simulation of running water included its own sound based solely on the physics of the model. The problem is that these were replays of simulations that took hours to produce on a small cluster. To get to an interactive 3D Web experience, real-time simulations are required.

While giving a nod to his company’s Nehalem chips and even the latest GPUs as evidence of how performance is forging ahead on general-purpose chips, the real point of this exercise was to show how Intel’s upcoming Larrabee processors might fit into this story. What Rattner presented was a system in which Larrabee is attached as an accelerator to act as the heavy-duty computational engine, presumably for 3D Web duty. This is essentially the same model AMD and NVIDIA are using for their GPGPUs, where the GPU and CPU converse via the PCI bus. Apparently though, Intel thinks it can do an end-around the PCI bus and have the CPU and Larrabee talk directly through a “shared virtual memory” to allow for seamless data sharing.

There’s no evidence that Intel has built such a system, but Rattner did apparently have a Larrabee chip on hand to put it through its paces. Running SGEMM, a general matrix multiply subroutine in the Basic Linear Algebra Subprograms (BLAS) library, Larrabee delivered about 800 gigaflops, and just over 1 teraflop when they overclocked it. Keep in mind though, SGEMM is the single precession floating point version of the general matrix multiplication routine. A more modest 8 gigaflops was delivered by Larrabee on a couple of sparse matrix codes (QCD and FEM_CANT).

Considering Larrabee was being positioned strictly for graphics/visualization apps, the scientific benchmarking demo and the whole idea of associating the technology with HPC is yet another example of Intel’s split personality when it comes to this chip. It’s possible that NVIDIA’s recent Fermi GPU rollout has caused Intel to rethink its Larrabee strategy. In any case, when the first Larrabee products are released into the wild next year, we’ll know the answer.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This